All of lore.kernel.org
 help / color / mirror / Atom feed
* [GIT PULL 0/7] Renesas SoC updates for v6.2 (take two)
@ 2022-11-18 16:44 ` Geert Uytterhoeven
  0 siblings, 0 replies; 17+ messages in thread
From: Geert Uytterhoeven @ 2022-11-18 16:44 UTC (permalink / raw)
  To: arm-soc, soc
  Cc: Magnus Damm, linux-arm-kernel, linux-renesas-soc, Geert Uytterhoeven

	Hi SoC folks,

This is my second pull request for the inclusion of Renesas SoC updates
for v6.2, and the first one including support for an SoC with a RISC-V
CPU core (and including no changes for SoCs with arm32 CPU cores).

It consists of 7 parts:

  [GIT PULL 1/7] Renesas ARM defconfig updates for v6.2

    - Enable support for Renesas R-Car S4-8 Spider Ethernet devices in the
      arm64 defconfig.

  [GIT PULL 2/7] Renesas ARM DT updates for v6.2 (take two)

    - Timer (TMU and CMT) and quad Cortex-A76 CPU topology support for
      the R-Car V4H SoC,
    - Watchdog, L2 cache, and system controller support for the RZ/V2M
      SoC on the RZ/V2M Evaluation Kit 2.0,
    - Ethernet Switch and SERDES supports for the R-Car S4-8 SoC and the
      Spider development board,
    - Miscellaneous fixes and improvements.

  [GIT PULL 3/7] Renesas driver updates for v6.2 (take two)

    - Add support for identifying the SoC revision on RZ/V2M.

  [GIT PULL 4/7] Renesas DT binding updates for v6.2 (take two)

    - Document support for the Andes Technology AX45MP RISC-V CPU Core, as
      used on the Renesas RZ/Five SoC,
    - Document support for the Renesas RZ/V2M System Configuration.

  [GIT PULL 5/7] Renesas RISC-V defconfig updates for v6.2

    - Enable support for the Renesas RZ/Five SoC and the RZ/Five SMARC EVK
      board in the risc-v defconfig.

  [GIT PULL 6/7] Renesas RISC-V DT updates for v6.2

    - Add initial support for the Renesas RZ/Five SoC and the Renesas
      RZ/Five SMARC EVK development board.

  [GIT PULL 7/7] Renesas RISC-V SoC updates for v6.2

    - Add Kconfig option for Renesas RISC-V SoCs.

Thanks for pulling!

P.S. I'm wondering if I should reduce the number of branches?
     Probably it would make sense to (at least) use a single branch for
     the DTS changes, as the RZ/Five DTS files share base SoC and board
     DTS with RZ/G2UL through #include <arm64/renesas/...>.

Gr{oetje,eeting}s,

						Geert

--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org

In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
							    -- Linus Torvalds

^ permalink raw reply	[flat|nested] 17+ messages in thread

* [GIT PULL 0/7] Renesas SoC updates for v6.2 (take two)
@ 2022-11-18 16:44 ` Geert Uytterhoeven
  0 siblings, 0 replies; 17+ messages in thread
From: Geert Uytterhoeven @ 2022-11-18 16:44 UTC (permalink / raw)
  To: arm-soc, soc
  Cc: Magnus Damm, linux-arm-kernel, linux-renesas-soc, Geert Uytterhoeven

	Hi SoC folks,

This is my second pull request for the inclusion of Renesas SoC updates
for v6.2, and the first one including support for an SoC with a RISC-V
CPU core (and including no changes for SoCs with arm32 CPU cores).

It consists of 7 parts:

  [GIT PULL 1/7] Renesas ARM defconfig updates for v6.2

    - Enable support for Renesas R-Car S4-8 Spider Ethernet devices in the
      arm64 defconfig.

  [GIT PULL 2/7] Renesas ARM DT updates for v6.2 (take two)

    - Timer (TMU and CMT) and quad Cortex-A76 CPU topology support for
      the R-Car V4H SoC,
    - Watchdog, L2 cache, and system controller support for the RZ/V2M
      SoC on the RZ/V2M Evaluation Kit 2.0,
    - Ethernet Switch and SERDES supports for the R-Car S4-8 SoC and the
      Spider development board,
    - Miscellaneous fixes and improvements.

  [GIT PULL 3/7] Renesas driver updates for v6.2 (take two)

    - Add support for identifying the SoC revision on RZ/V2M.

  [GIT PULL 4/7] Renesas DT binding updates for v6.2 (take two)

    - Document support for the Andes Technology AX45MP RISC-V CPU Core, as
      used on the Renesas RZ/Five SoC,
    - Document support for the Renesas RZ/V2M System Configuration.

  [GIT PULL 5/7] Renesas RISC-V defconfig updates for v6.2

    - Enable support for the Renesas RZ/Five SoC and the RZ/Five SMARC EVK
      board in the risc-v defconfig.

  [GIT PULL 6/7] Renesas RISC-V DT updates for v6.2

    - Add initial support for the Renesas RZ/Five SoC and the Renesas
      RZ/Five SMARC EVK development board.

  [GIT PULL 7/7] Renesas RISC-V SoC updates for v6.2

    - Add Kconfig option for Renesas RISC-V SoCs.

Thanks for pulling!

P.S. I'm wondering if I should reduce the number of branches?
     Probably it would make sense to (at least) use a single branch for
     the DTS changes, as the RZ/Five DTS files share base SoC and board
     DTS with RZ/G2UL through #include <arm64/renesas/...>.

Gr{oetje,eeting}s,

						Geert

--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org

In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
							    -- Linus Torvalds

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

^ permalink raw reply	[flat|nested] 17+ messages in thread

* [GIT PULL 1/7] Renesas ARM defconfig updates for v6.2
  2022-11-18 16:44 ` Geert Uytterhoeven
@ 2022-11-18 16:44   ` Geert Uytterhoeven
  -1 siblings, 0 replies; 17+ messages in thread
From: Geert Uytterhoeven @ 2022-11-18 16:44 UTC (permalink / raw)
  To: arm-soc, soc
  Cc: Magnus Damm, linux-arm-kernel, linux-renesas-soc, Geert Uytterhoeven

The following changes since commit 9abf2313adc1ca1b6180c508c25f22f9395cc780:

  Linux 6.1-rc1 (2022-10-16 15:36:24 -0700)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git tags/renesas-arm-defconfig-for-v6.2-tag1

for you to fetch changes up to fa8eec59570923f4132253e61c45f9d70377f049:

  arm64: defconfig: Enable Renesas R-Car S4-8 Spider Ethernet devices (2022-11-18 17:12:30 +0100)

----------------------------------------------------------------
Renesas ARM defconfig updates for v6.2

  - Enable support for Renesas R-Car S4-8 Spider Ethernet devices in the
    arm64 defconfig.

----------------------------------------------------------------
Yoshihiro Shimoda (1):
      arm64: defconfig: Enable Renesas R-Car S4-8 Spider Ethernet devices

 arch/arm64/configs/defconfig | 4 +++-
 1 file changed, 3 insertions(+), 1 deletion(-)

^ permalink raw reply	[flat|nested] 17+ messages in thread

* [GIT PULL 1/7] Renesas ARM defconfig updates for v6.2
@ 2022-11-18 16:44   ` Geert Uytterhoeven
  0 siblings, 0 replies; 17+ messages in thread
From: Geert Uytterhoeven @ 2022-11-18 16:44 UTC (permalink / raw)
  To: arm-soc, soc
  Cc: Magnus Damm, linux-arm-kernel, linux-renesas-soc, Geert Uytterhoeven

The following changes since commit 9abf2313adc1ca1b6180c508c25f22f9395cc780:

  Linux 6.1-rc1 (2022-10-16 15:36:24 -0700)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git tags/renesas-arm-defconfig-for-v6.2-tag1

for you to fetch changes up to fa8eec59570923f4132253e61c45f9d70377f049:

  arm64: defconfig: Enable Renesas R-Car S4-8 Spider Ethernet devices (2022-11-18 17:12:30 +0100)

----------------------------------------------------------------
Renesas ARM defconfig updates for v6.2

  - Enable support for Renesas R-Car S4-8 Spider Ethernet devices in the
    arm64 defconfig.

----------------------------------------------------------------
Yoshihiro Shimoda (1):
      arm64: defconfig: Enable Renesas R-Car S4-8 Spider Ethernet devices

 arch/arm64/configs/defconfig | 4 +++-
 1 file changed, 3 insertions(+), 1 deletion(-)

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

^ permalink raw reply	[flat|nested] 17+ messages in thread

* [GIT PULL 2/7] Renesas ARM DT updates for v6.2 (take two)
  2022-11-18 16:44 ` Geert Uytterhoeven
@ 2022-11-18 16:44   ` Geert Uytterhoeven
  -1 siblings, 0 replies; 17+ messages in thread
From: Geert Uytterhoeven @ 2022-11-18 16:44 UTC (permalink / raw)
  To: arm-soc, soc
  Cc: Magnus Damm, linux-arm-kernel, linux-renesas-soc, Geert Uytterhoeven

The following changes since commit b9a0be2054964026aa58966ce9724b672f210835:

  arm64: dts: renesas: r9a07g043: Split out RZ/G2UL SoC specific parts (2022-10-28 14:23:00 +0200)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git tags/renesas-arm-dt-for-v6.2-tag2

for you to fetch changes up to 884af88b756ccb57ed7cb6241c1fbd1080732124:

  arm64: dts: renesas: spider-ethernet: Enable Ethernet Switch and SERDES (2022-11-18 17:08:01 +0100)

----------------------------------------------------------------
Renesas ARM DT updates for v6.2 (take two)

  - Timer (TMU and CMT) and quad Cortex-A76 CPU topology support for
    the R-Car V4H SoC,
  - Watchdog, L2 cache, and system controller support for the RZ/V2M
    SoC on the RZ/V2M Evaluation Kit 2.0,
  - Ethernet Switch and SERDES supports for the R-Car S4-8 SoC and the
    Spider development board,
  - Miscellaneous fixes and improvements.

----------------------------------------------------------------
Biju Das (2):
      arm64: dts: renesas: r9a09g011: Add L2 Cache node
      arm64: dts: renesas: r9a09g011: Add system controller node

Fabrizio Castro (4):
      arm64: dts: renesas: r9a09g011: Fix unit address format error
      arm64: dts: renesas: r9a09g011: Fix I2C SoC specific strings
      arm64: dts: renesas: r9a09g011: Add watchdog node
      arm64: dts: renesas: rzv2mevk2: Enable watchdog

Geert Uytterhoeven (5):
      arm64: dts: renesas: r8a779g0: Add L3 cache controller
      arm64: dts: renesas: r8a779g0: Add secondary CA76 CPU cores
      arm64: dts: renesas: r8a779g0: Add CPUIdle support
      arm64: dts: renesas: r8a779g0: Add CPU core clocks
      arm64: dts: renesas: r8a779g0: Add CA76 operating points

Lad Prabhakar (1):
      arm64: dts: renesas: rzg2l: Drop #address-cells from pinctrl nodes

Pierre Gondois (1):
      arm64: dts: renesas: rzg2l: Add missing cache-level properties

Thanh Quan (1):
      arm64: dts: renesas: r8a779g0: Add CMT node

Wolfram Sang (5):
      arm64: dts: renesas: r8a779f0: Fix HSCIF "brg_int" clock
      arm64: dts: renesas: r8a779f0: Fix SCIF "brg_int" clock
      arm64: dts: renesas: r8a779g0: Add TMU nodes
      arm64: dts: renesas: white-hawk-cpu: Sort RWDT entry correctly
      arm64: dts: renesas: spider-cpu: Switch from SCIF3 to HSCIF0

Yoshihiro Shimoda (2):
      arm64: dts: renesas: r8a779f0: Add Ethernet Switch and SERDES nodes
      arm64: dts: renesas: spider-ethernet: Enable Ethernet Switch and SERDES

 .../boot/dts/renesas/r8a779f0-spider-cpu.dtsi      |  30 +--
 .../boot/dts/renesas/r8a779f0-spider-ethernet.dtsi |  90 +++++++
 arch/arm64/boot/dts/renesas/r8a779f0.dtsi          | 126 +++++++++-
 .../boot/dts/renesas/r8a779g0-white-hawk-cpu.dtsi  |   8 +-
 arch/arm64/boot/dts/renesas/r8a779g0.dtsi          | 265 ++++++++++++++++++++-
 arch/arm64/boot/dts/renesas/r9a07g043u.dtsi        |   1 +
 arch/arm64/boot/dts/renesas/r9a07g044.dtsi         |   2 +-
 arch/arm64/boot/dts/renesas/r9a07g054.dtsi         |   2 +-
 arch/arm64/boot/dts/renesas/r9a09g011-v2mevk2.dts  |   4 +
 arch/arm64/boot/dts/renesas/r9a09g011.dtsi         |  31 ++-
 10 files changed, 522 insertions(+), 37 deletions(-)

^ permalink raw reply	[flat|nested] 17+ messages in thread

* [GIT PULL 2/7] Renesas ARM DT updates for v6.2 (take two)
@ 2022-11-18 16:44   ` Geert Uytterhoeven
  0 siblings, 0 replies; 17+ messages in thread
From: Geert Uytterhoeven @ 2022-11-18 16:44 UTC (permalink / raw)
  To: arm-soc, soc
  Cc: Magnus Damm, linux-arm-kernel, linux-renesas-soc, Geert Uytterhoeven

The following changes since commit b9a0be2054964026aa58966ce9724b672f210835:

  arm64: dts: renesas: r9a07g043: Split out RZ/G2UL SoC specific parts (2022-10-28 14:23:00 +0200)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git tags/renesas-arm-dt-for-v6.2-tag2

for you to fetch changes up to 884af88b756ccb57ed7cb6241c1fbd1080732124:

  arm64: dts: renesas: spider-ethernet: Enable Ethernet Switch and SERDES (2022-11-18 17:08:01 +0100)

----------------------------------------------------------------
Renesas ARM DT updates for v6.2 (take two)

  - Timer (TMU and CMT) and quad Cortex-A76 CPU topology support for
    the R-Car V4H SoC,
  - Watchdog, L2 cache, and system controller support for the RZ/V2M
    SoC on the RZ/V2M Evaluation Kit 2.0,
  - Ethernet Switch and SERDES supports for the R-Car S4-8 SoC and the
    Spider development board,
  - Miscellaneous fixes and improvements.

----------------------------------------------------------------
Biju Das (2):
      arm64: dts: renesas: r9a09g011: Add L2 Cache node
      arm64: dts: renesas: r9a09g011: Add system controller node

Fabrizio Castro (4):
      arm64: dts: renesas: r9a09g011: Fix unit address format error
      arm64: dts: renesas: r9a09g011: Fix I2C SoC specific strings
      arm64: dts: renesas: r9a09g011: Add watchdog node
      arm64: dts: renesas: rzv2mevk2: Enable watchdog

Geert Uytterhoeven (5):
      arm64: dts: renesas: r8a779g0: Add L3 cache controller
      arm64: dts: renesas: r8a779g0: Add secondary CA76 CPU cores
      arm64: dts: renesas: r8a779g0: Add CPUIdle support
      arm64: dts: renesas: r8a779g0: Add CPU core clocks
      arm64: dts: renesas: r8a779g0: Add CA76 operating points

Lad Prabhakar (1):
      arm64: dts: renesas: rzg2l: Drop #address-cells from pinctrl nodes

Pierre Gondois (1):
      arm64: dts: renesas: rzg2l: Add missing cache-level properties

Thanh Quan (1):
      arm64: dts: renesas: r8a779g0: Add CMT node

Wolfram Sang (5):
      arm64: dts: renesas: r8a779f0: Fix HSCIF "brg_int" clock
      arm64: dts: renesas: r8a779f0: Fix SCIF "brg_int" clock
      arm64: dts: renesas: r8a779g0: Add TMU nodes
      arm64: dts: renesas: white-hawk-cpu: Sort RWDT entry correctly
      arm64: dts: renesas: spider-cpu: Switch from SCIF3 to HSCIF0

Yoshihiro Shimoda (2):
      arm64: dts: renesas: r8a779f0: Add Ethernet Switch and SERDES nodes
      arm64: dts: renesas: spider-ethernet: Enable Ethernet Switch and SERDES

 .../boot/dts/renesas/r8a779f0-spider-cpu.dtsi      |  30 +--
 .../boot/dts/renesas/r8a779f0-spider-ethernet.dtsi |  90 +++++++
 arch/arm64/boot/dts/renesas/r8a779f0.dtsi          | 126 +++++++++-
 .../boot/dts/renesas/r8a779g0-white-hawk-cpu.dtsi  |   8 +-
 arch/arm64/boot/dts/renesas/r8a779g0.dtsi          | 265 ++++++++++++++++++++-
 arch/arm64/boot/dts/renesas/r9a07g043u.dtsi        |   1 +
 arch/arm64/boot/dts/renesas/r9a07g044.dtsi         |   2 +-
 arch/arm64/boot/dts/renesas/r9a07g054.dtsi         |   2 +-
 arch/arm64/boot/dts/renesas/r9a09g011-v2mevk2.dts  |   4 +
 arch/arm64/boot/dts/renesas/r9a09g011.dtsi         |  31 ++-
 10 files changed, 522 insertions(+), 37 deletions(-)

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

^ permalink raw reply	[flat|nested] 17+ messages in thread

* [GIT PULL 3/7] Renesas driver updates for v6.2 (take two)
  2022-11-18 16:44 ` Geert Uytterhoeven
@ 2022-11-18 16:45   ` Geert Uytterhoeven
  -1 siblings, 0 replies; 17+ messages in thread
From: Geert Uytterhoeven @ 2022-11-18 16:45 UTC (permalink / raw)
  To: arm-soc, soc
  Cc: Magnus Damm, linux-arm-kernel, linux-renesas-soc, Geert Uytterhoeven

The following changes since commit b3acbca3c80e612478b354e43c1480c3fc15873e:

  soc: renesas: Kconfig: Explicitly select GPIOLIB and PINCTRL config under SOC_RENESAS (2022-10-17 12:18:49 +0200)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git tags/renesas-drivers-for-v6.2-tag2

for you to fetch changes up to 7e20044052317d5f2942b061c4cacdb6790790a2:

  soc: renesas: Identify RZ/V2M SoC (2022-11-17 20:20:42 +0100)

----------------------------------------------------------------
Renesas driver updates for v6.2 (take two)

  - Add support for identifying the SoC revision on RZ/V2M.

----------------------------------------------------------------
Phil Edworthy (1):
      soc: renesas: Identify RZ/V2M SoC

 drivers/soc/renesas/renesas-soc.c | 22 ++++++++++++++++++++++
 1 file changed, 22 insertions(+)

^ permalink raw reply	[flat|nested] 17+ messages in thread

* [GIT PULL 3/7] Renesas driver updates for v6.2 (take two)
@ 2022-11-18 16:45   ` Geert Uytterhoeven
  0 siblings, 0 replies; 17+ messages in thread
From: Geert Uytterhoeven @ 2022-11-18 16:45 UTC (permalink / raw)
  To: arm-soc, soc
  Cc: Magnus Damm, linux-arm-kernel, linux-renesas-soc, Geert Uytterhoeven

The following changes since commit b3acbca3c80e612478b354e43c1480c3fc15873e:

  soc: renesas: Kconfig: Explicitly select GPIOLIB and PINCTRL config under SOC_RENESAS (2022-10-17 12:18:49 +0200)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git tags/renesas-drivers-for-v6.2-tag2

for you to fetch changes up to 7e20044052317d5f2942b061c4cacdb6790790a2:

  soc: renesas: Identify RZ/V2M SoC (2022-11-17 20:20:42 +0100)

----------------------------------------------------------------
Renesas driver updates for v6.2 (take two)

  - Add support for identifying the SoC revision on RZ/V2M.

----------------------------------------------------------------
Phil Edworthy (1):
      soc: renesas: Identify RZ/V2M SoC

 drivers/soc/renesas/renesas-soc.c | 22 ++++++++++++++++++++++
 1 file changed, 22 insertions(+)

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

^ permalink raw reply	[flat|nested] 17+ messages in thread

* [GIT PULL 4/7] Renesas DT binding updates for v6.2 (take two)
  2022-11-18 16:44 ` Geert Uytterhoeven
@ 2022-11-18 16:45   ` Geert Uytterhoeven
  -1 siblings, 0 replies; 17+ messages in thread
From: Geert Uytterhoeven @ 2022-11-18 16:45 UTC (permalink / raw)
  To: arm-soc, soc
  Cc: Magnus Damm, linux-arm-kernel, linux-renesas-soc, Geert Uytterhoeven

The following changes since commit 7dd1d57c052e88f98b9e9145461b13bca019d108:

  dt-bindings: soc: renesas: renesas.yaml: Document Renesas RZ/Five SoC (2022-10-28 14:43:12 +0200)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git tags/renesas-dt-bindings-for-v6.2-tag2

for you to fetch changes up to a884f187760ee0c6033296aa50845e2d1e0e8430:

  dt-bindings: arm: renesas: Document Renesas RZ/V2M System Configuration (2022-11-17 20:18:21 +0100)

----------------------------------------------------------------
Renesas DT binding updates for v6.2 (take two)

  - Document support for the Andes Technology AX45MP RISC-V CPU Core, as
    used on the Renesas RZ/Five SoC,
  - Document support for the Renesas RZ/V2M System Configuration.

----------------------------------------------------------------
Lad Prabhakar (2):
      dt-bindings: riscv: Sort the CPU core list alphabetically
      dt-bindings: riscv: Add Andes AX45MP core to the list

Phil Edworthy (1):
      dt-bindings: arm: renesas: Document Renesas RZ/V2M System Configuration

 Documentation/devicetree/bindings/riscv/cpus.yaml  | 11 +++---
 .../soc/renesas/renesas,r9a09g011-sys.yaml         | 43 ++++++++++++++++++++++
 2 files changed, 49 insertions(+), 5 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/soc/renesas/renesas,r9a09g011-sys.yaml

^ permalink raw reply	[flat|nested] 17+ messages in thread

* [GIT PULL 4/7] Renesas DT binding updates for v6.2 (take two)
@ 2022-11-18 16:45   ` Geert Uytterhoeven
  0 siblings, 0 replies; 17+ messages in thread
From: Geert Uytterhoeven @ 2022-11-18 16:45 UTC (permalink / raw)
  To: arm-soc, soc
  Cc: Magnus Damm, linux-arm-kernel, linux-renesas-soc, Geert Uytterhoeven

The following changes since commit 7dd1d57c052e88f98b9e9145461b13bca019d108:

  dt-bindings: soc: renesas: renesas.yaml: Document Renesas RZ/Five SoC (2022-10-28 14:43:12 +0200)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git tags/renesas-dt-bindings-for-v6.2-tag2

for you to fetch changes up to a884f187760ee0c6033296aa50845e2d1e0e8430:

  dt-bindings: arm: renesas: Document Renesas RZ/V2M System Configuration (2022-11-17 20:18:21 +0100)

----------------------------------------------------------------
Renesas DT binding updates for v6.2 (take two)

  - Document support for the Andes Technology AX45MP RISC-V CPU Core, as
    used on the Renesas RZ/Five SoC,
  - Document support for the Renesas RZ/V2M System Configuration.

----------------------------------------------------------------
Lad Prabhakar (2):
      dt-bindings: riscv: Sort the CPU core list alphabetically
      dt-bindings: riscv: Add Andes AX45MP core to the list

Phil Edworthy (1):
      dt-bindings: arm: renesas: Document Renesas RZ/V2M System Configuration

 Documentation/devicetree/bindings/riscv/cpus.yaml  | 11 +++---
 .../soc/renesas/renesas,r9a09g011-sys.yaml         | 43 ++++++++++++++++++++++
 2 files changed, 49 insertions(+), 5 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/soc/renesas/renesas,r9a09g011-sys.yaml

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

^ permalink raw reply	[flat|nested] 17+ messages in thread

* [GIT PULL 5/7] Renesas RISC-V defconfig updates for v6.2
  2022-11-18 16:44 ` Geert Uytterhoeven
@ 2022-11-18 16:45   ` Geert Uytterhoeven
  -1 siblings, 0 replies; 17+ messages in thread
From: Geert Uytterhoeven @ 2022-11-18 16:45 UTC (permalink / raw)
  To: arm-soc, soc
  Cc: Magnus Damm, linux-arm-kernel, linux-renesas-soc, Geert Uytterhoeven

The following changes since commit 9abf2313adc1ca1b6180c508c25f22f9395cc780:

  Linux 6.1-rc1 (2022-10-16 15:36:24 -0700)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git tags/renesas-riscv-defconfig-for-v6.2-tag1

for you to fetch changes up to 1776fca7fadbac2260a22e2ecb708e8a1ba9310d:

  riscv: configs: defconfig: Enable Renesas RZ/Five SoC (2022-11-10 16:37:58 +0100)

----------------------------------------------------------------
Renesas RISC-V defconfig updates for v6.2

  - Enable support for the Renesas RZ/Five SoC and the RZ/Five SMARC EVK
    board in the risc-v defconfig.

----------------------------------------------------------------
Lad Prabhakar (1):
      riscv: configs: defconfig: Enable Renesas RZ/Five SoC

 arch/riscv/configs/defconfig | 3 +++
 1 file changed, 3 insertions(+)

^ permalink raw reply	[flat|nested] 17+ messages in thread

* [GIT PULL 5/7] Renesas RISC-V defconfig updates for v6.2
@ 2022-11-18 16:45   ` Geert Uytterhoeven
  0 siblings, 0 replies; 17+ messages in thread
From: Geert Uytterhoeven @ 2022-11-18 16:45 UTC (permalink / raw)
  To: arm-soc, soc
  Cc: Magnus Damm, linux-arm-kernel, linux-renesas-soc, Geert Uytterhoeven

The following changes since commit 9abf2313adc1ca1b6180c508c25f22f9395cc780:

  Linux 6.1-rc1 (2022-10-16 15:36:24 -0700)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git tags/renesas-riscv-defconfig-for-v6.2-tag1

for you to fetch changes up to 1776fca7fadbac2260a22e2ecb708e8a1ba9310d:

  riscv: configs: defconfig: Enable Renesas RZ/Five SoC (2022-11-10 16:37:58 +0100)

----------------------------------------------------------------
Renesas RISC-V defconfig updates for v6.2

  - Enable support for the Renesas RZ/Five SoC and the RZ/Five SMARC EVK
    board in the risc-v defconfig.

----------------------------------------------------------------
Lad Prabhakar (1):
      riscv: configs: defconfig: Enable Renesas RZ/Five SoC

 arch/riscv/configs/defconfig | 3 +++
 1 file changed, 3 insertions(+)

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

^ permalink raw reply	[flat|nested] 17+ messages in thread

* [GIT PULL 6/7] Renesas RISC-V DT updates for v6.2
  2022-11-18 16:44 ` Geert Uytterhoeven
@ 2022-11-18 16:45   ` Geert Uytterhoeven
  -1 siblings, 0 replies; 17+ messages in thread
From: Geert Uytterhoeven @ 2022-11-18 16:45 UTC (permalink / raw)
  To: arm-soc, soc
  Cc: Magnus Damm, linux-arm-kernel, linux-renesas-soc, Geert Uytterhoeven

The following changes since commit b9a0be2054964026aa58966ce9724b672f210835:

  arm64: dts: renesas: r9a07g043: Split out RZ/G2UL SoC specific parts (2022-10-28 14:23:00 +0200)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git tags/renesas-riscv-dt-for-v6.2-tag1

for you to fetch changes up to 40005cb6093e92d24a1bdbc444311c25e4b28878:

  riscv: dts: renesas: rzfive-smarc: Enable CANFD/I2C (2022-11-17 20:27:02 +0100)

----------------------------------------------------------------
Renesas RISC-V DT updates for v6.2

  - Add initial support for the Renesas RZ/Five SoC and the Renesas
    RZ/Five SMARC EVK development board.

----------------------------------------------------------------
Lad Prabhakar (5):
      riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoC
      riscv: dts: renesas: Add minimal DTS for Renesas RZ/Five SMARC EVK
      MAINTAINERS: Add entry for Renesas RISC-V
      riscv: dts: renesas: r9a07g043f/rzfive-smarc-som: Enable ADC/OPP/Thermal Zones/TSU
      riscv: dts: renesas: rzfive-smarc: Enable CANFD/I2C

 MAINTAINERS                                        |  3 +-
 arch/riscv/boot/dts/Makefile                       |  1 +
 arch/riscv/boot/dts/renesas/Makefile               |  2 +
 arch/riscv/boot/dts/renesas/r9a07g043f.dtsi        | 59 ++++++++++++++++++++
 arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dts | 27 +++++++++
 arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi  | 47 ++++++++++++++++
 arch/riscv/boot/dts/renesas/rzfive-smarc.dtsi      | 64 ++++++++++++++++++++++
 7 files changed, 202 insertions(+), 1 deletion(-)
 create mode 100644 arch/riscv/boot/dts/renesas/Makefile
 create mode 100644 arch/riscv/boot/dts/renesas/r9a07g043f.dtsi
 create mode 100644 arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dts
 create mode 100644 arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi
 create mode 100644 arch/riscv/boot/dts/renesas/rzfive-smarc.dtsi

^ permalink raw reply	[flat|nested] 17+ messages in thread

* [GIT PULL 6/7] Renesas RISC-V DT updates for v6.2
@ 2022-11-18 16:45   ` Geert Uytterhoeven
  0 siblings, 0 replies; 17+ messages in thread
From: Geert Uytterhoeven @ 2022-11-18 16:45 UTC (permalink / raw)
  To: arm-soc, soc
  Cc: Magnus Damm, linux-arm-kernel, linux-renesas-soc, Geert Uytterhoeven

The following changes since commit b9a0be2054964026aa58966ce9724b672f210835:

  arm64: dts: renesas: r9a07g043: Split out RZ/G2UL SoC specific parts (2022-10-28 14:23:00 +0200)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git tags/renesas-riscv-dt-for-v6.2-tag1

for you to fetch changes up to 40005cb6093e92d24a1bdbc444311c25e4b28878:

  riscv: dts: renesas: rzfive-smarc: Enable CANFD/I2C (2022-11-17 20:27:02 +0100)

----------------------------------------------------------------
Renesas RISC-V DT updates for v6.2

  - Add initial support for the Renesas RZ/Five SoC and the Renesas
    RZ/Five SMARC EVK development board.

----------------------------------------------------------------
Lad Prabhakar (5):
      riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoC
      riscv: dts: renesas: Add minimal DTS for Renesas RZ/Five SMARC EVK
      MAINTAINERS: Add entry for Renesas RISC-V
      riscv: dts: renesas: r9a07g043f/rzfive-smarc-som: Enable ADC/OPP/Thermal Zones/TSU
      riscv: dts: renesas: rzfive-smarc: Enable CANFD/I2C

 MAINTAINERS                                        |  3 +-
 arch/riscv/boot/dts/Makefile                       |  1 +
 arch/riscv/boot/dts/renesas/Makefile               |  2 +
 arch/riscv/boot/dts/renesas/r9a07g043f.dtsi        | 59 ++++++++++++++++++++
 arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dts | 27 +++++++++
 arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi  | 47 ++++++++++++++++
 arch/riscv/boot/dts/renesas/rzfive-smarc.dtsi      | 64 ++++++++++++++++++++++
 7 files changed, 202 insertions(+), 1 deletion(-)
 create mode 100644 arch/riscv/boot/dts/renesas/Makefile
 create mode 100644 arch/riscv/boot/dts/renesas/r9a07g043f.dtsi
 create mode 100644 arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dts
 create mode 100644 arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi
 create mode 100644 arch/riscv/boot/dts/renesas/rzfive-smarc.dtsi

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

^ permalink raw reply	[flat|nested] 17+ messages in thread

* [GIT PULL 7/7] Renesas RISC-V SoC updates for v6.2
  2022-11-18 16:44 ` Geert Uytterhoeven
@ 2022-11-18 16:45   ` Geert Uytterhoeven
  -1 siblings, 0 replies; 17+ messages in thread
From: Geert Uytterhoeven @ 2022-11-18 16:45 UTC (permalink / raw)
  To: arm-soc, soc
  Cc: Magnus Damm, linux-arm-kernel, linux-renesas-soc, Geert Uytterhoeven

The following changes since commit 9abf2313adc1ca1b6180c508c25f22f9395cc780:

  Linux 6.1-rc1 (2022-10-16 15:36:24 -0700)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git tags/renesas-riscv-soc-for-v6.2-tag1

for you to fetch changes up to 8292493c22c8e28b6e67a01e0f5c6db1cf231eb1:

  riscv: Kconfig.socs: Add ARCH_RENESAS kconfig option (2022-11-10 16:34:05 +0100)

----------------------------------------------------------------
Renesas RISC-V SoC updates for v6.2

  - Add Kconfig option for Renesas RISC-V SoCs.

----------------------------------------------------------------
Lad Prabhakar (1):
      riscv: Kconfig.socs: Add ARCH_RENESAS kconfig option

 arch/riscv/Kconfig.socs | 5 +++++
 1 file changed, 5 insertions(+)

^ permalink raw reply	[flat|nested] 17+ messages in thread

* [GIT PULL 7/7] Renesas RISC-V SoC updates for v6.2
@ 2022-11-18 16:45   ` Geert Uytterhoeven
  0 siblings, 0 replies; 17+ messages in thread
From: Geert Uytterhoeven @ 2022-11-18 16:45 UTC (permalink / raw)
  To: arm-soc, soc
  Cc: Magnus Damm, linux-arm-kernel, linux-renesas-soc, Geert Uytterhoeven

The following changes since commit 9abf2313adc1ca1b6180c508c25f22f9395cc780:

  Linux 6.1-rc1 (2022-10-16 15:36:24 -0700)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git tags/renesas-riscv-soc-for-v6.2-tag1

for you to fetch changes up to 8292493c22c8e28b6e67a01e0f5c6db1cf231eb1:

  riscv: Kconfig.socs: Add ARCH_RENESAS kconfig option (2022-11-10 16:34:05 +0100)

----------------------------------------------------------------
Renesas RISC-V SoC updates for v6.2

  - Add Kconfig option for Renesas RISC-V SoCs.

----------------------------------------------------------------
Lad Prabhakar (1):
      riscv: Kconfig.socs: Add ARCH_RENESAS kconfig option

 arch/riscv/Kconfig.socs | 5 +++++
 1 file changed, 5 insertions(+)

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

^ permalink raw reply	[flat|nested] 17+ messages in thread

* Re: [GIT PULL 0/7] Renesas SoC updates for v6.2 (take two)
  2022-11-18 16:44 ` Geert Uytterhoeven
                   ` (7 preceding siblings ...)
  (?)
@ 2022-11-21 14:52 ` patchwork-bot+linux-soc
  -1 siblings, 0 replies; 17+ messages in thread
From: patchwork-bot+linux-soc @ 2022-11-21 14:52 UTC (permalink / raw)
  To: Geert Uytterhoeven; +Cc: soc

Hello:

This series was applied to soc/soc.git (for-next)
by Arnd Bergmann <arnd@arndb.de>:

On Fri, 18 Nov 2022 17:44:57 +0100 you wrote:
> Hi SoC folks,
> 
> This is my second pull request for the inclusion of Renesas SoC updates
> for v6.2, and the first one including support for an SoC with a RISC-V
> CPU core (and including no changes for SoCs with arm32 CPU cores).
> 
> It consists of 7 parts:
> 
> [...]

Here is the summary with links:
  - [GIT,PULL,1/7] Renesas ARM defconfig updates for v6.2
    https://git.kernel.org/soc/soc/c/1d4456221fe3
  - [GIT,PULL,2/7] Renesas ARM DT updates for v6.2 (take two)
    https://git.kernel.org/soc/soc/c/1e9629820ab3
  - [GIT,PULL,3/7] Renesas driver updates for v6.2 (take two)
    https://git.kernel.org/soc/soc/c/cb667ad7524a
  - [GIT,PULL,4/7] Renesas DT binding updates for v6.2 (take two)
    https://git.kernel.org/soc/soc/c/f241625bb3ae
  - [GIT,PULL,5/7] Renesas RISC-V defconfig updates for v6.2
    https://git.kernel.org/soc/soc/c/267511c9778b
  - [GIT,PULL,6/7] Renesas RISC-V DT updates for v6.2
    https://git.kernel.org/soc/soc/c/2092ad3a79ca
  - [GIT,PULL,7/7] Renesas RISC-V SoC updates for v6.2
    https://git.kernel.org/soc/soc/c/92f3bfaced6e

You are awesome, thank you!
-- 
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html



^ permalink raw reply	[flat|nested] 17+ messages in thread

end of thread, other threads:[~2022-11-21 14:52 UTC | newest]

Thread overview: 17+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-11-18 16:44 [GIT PULL 0/7] Renesas SoC updates for v6.2 (take two) Geert Uytterhoeven
2022-11-18 16:44 ` Geert Uytterhoeven
2022-11-18 16:44 ` [GIT PULL 1/7] Renesas ARM defconfig updates for v6.2 Geert Uytterhoeven
2022-11-18 16:44   ` Geert Uytterhoeven
2022-11-18 16:44 ` [GIT PULL 2/7] Renesas ARM DT updates for v6.2 (take two) Geert Uytterhoeven
2022-11-18 16:44   ` Geert Uytterhoeven
2022-11-18 16:45 ` [GIT PULL 3/7] Renesas driver " Geert Uytterhoeven
2022-11-18 16:45   ` Geert Uytterhoeven
2022-11-18 16:45 ` [GIT PULL 4/7] Renesas DT binding " Geert Uytterhoeven
2022-11-18 16:45   ` Geert Uytterhoeven
2022-11-18 16:45 ` [GIT PULL 5/7] Renesas RISC-V defconfig updates for v6.2 Geert Uytterhoeven
2022-11-18 16:45   ` Geert Uytterhoeven
2022-11-18 16:45 ` [GIT PULL 6/7] Renesas RISC-V DT " Geert Uytterhoeven
2022-11-18 16:45   ` Geert Uytterhoeven
2022-11-18 16:45 ` [GIT PULL 7/7] Renesas RISC-V SoC " Geert Uytterhoeven
2022-11-18 16:45   ` Geert Uytterhoeven
2022-11-21 14:52 ` [GIT PULL 0/7] Renesas SoC updates for v6.2 (take two) patchwork-bot+linux-soc

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.