From: Jason-JH Lin <jason-jh.lin@mediatek.com>
To: CK Hu <ck.hu@mediatek.com>
Cc: <chunkuang.hu@kernel.org>, <matthias.bgg@gmail.com>,
<linux-arm-kernel@lists.infradead.org>,
<linux-mediatek@lists.infradead.org>,
<linux-kernel@vger.kernel.org>,
<Project_Global_Chrome_Upstream_Group@mediatek.com>,
<fshao@google.com>, <nancy.lin@mediatek.com>,
<singo.chang@mediatek.com>
Subject: Re: [PATCH v1 09/17] drm/mediatek: add OVL support multi-layer
Date: Sat, 10 Jul 2021 15:17:46 +0800 [thread overview]
Message-ID: <d841973cfac17f67b1716a861a433bbddf92058b.camel@mediatek.com> (raw)
In-Reply-To: <1625636614.7824.19.camel@mtksdaap41>
On Wed, 2021-07-07 at 13:43 +0800, CK Hu wrote:
> Hi, Jason:
>
> On Wed, 2021-07-07 at 12:12 +0800, jason-jh.lin wrote:
> > Add datapath_con settings to support multi-layer output.
>
>
> What is multi-layer output? Why we need this?
>
Hi CK,
This patch is not the multi-layer output fix up patch.
The fix up patch is this one:
https://git.kernel.org/pub/scm/linux/kernel/git/chunkuang.hu/linux.git/commit/drivers/gpu/drm/mediatek/mtk_disp_ovl.c?h=mediatek-drm-next&id=d41ff4dcf093885dcc253e3861834eea294827cb
So this patch is not necessary for mt8195 DRM series patches.
I'll remove this patch at the next version.
By the way, this patches is for:
1. If GCLAST is not enabled, SMI will not know if the group is over.
SMI will wait until the last signal is received before it starts to
act.
It may cause OVL can not receive any data from SMI.
To support OVL multi-layer output, add datapath_con settings below:
GCLAST_EN = BIT(24), enable last SMI signal of ovl group
HDR_GCLAST_EN = BIT(25), enable last SMI signal of ovl AFBC group
2. After OUTPUT_CLAMP is enabled, the data will be rounded from 12-bit
to 10-bit. Because the modules after OVL need 10-bit input currently.
It may cause underflow problem, if there is no rounding to 10-bit.
To support 10bit data rounding, add datapath_con settings below:
OUTPUT_CLAMP = BIT(26), rounding data from 12-bit to 10-bit
Regard,
Jason-JH.Lin
> >
> > Signed-off-by: jason-jh.lin <jason-jh.lin@mediatek.com>
> > ---
> > drivers/gpu/drm/mediatek/mtk_disp_ovl.c | 15 ++++++++++++---
> > 1 file changed, 12 insertions(+), 3 deletions(-)
> >
> > diff --git a/drivers/gpu/drm/mediatek/mtk_disp_ovl.c
> > b/drivers/gpu/drm/mediatek/mtk_disp_ovl.c
> > index 7504e86b167a..95fd5e00eb91 100644
> > --- a/drivers/gpu/drm/mediatek/mtk_disp_ovl.c
> > +++ b/drivers/gpu/drm/mediatek/mtk_disp_ovl.c
> > @@ -18,14 +18,17 @@
> > #include "mtk_drm_ddp_comp.h"
> >
> > #define DISP_REG_OVL_INTEN 0x0004
> > -#define OVL_FME_CPL_INT BIT(1)
> > +#define OVL_FME_CPL_INT BIT(1)
> > #define DISP_REG_OVL_INTSTA 0x0008
> > #define DISP_REG_OVL_EN 0x000c
> > #define DISP_REG_OVL_RST 0x0014
> > #define DISP_REG_OVL_ROI_SIZE 0x0020
> > #define DISP_REG_OVL_DATAPATH_CON 0x0024
> > -#define OVL_LAYER_SMI_ID_EN BIT(0)
> > -#define OVL_BGCLR_SEL_IN BIT(2)
> > +#define OVL_LAYER_SMI_ID_EN BIT(0)
> > +#define OVL_BGCLR_SEL_IN BIT(2)
> > +#define OVL_GCLAST_EN BIT(24)
> > +#define OVL_HDR_GCLAST_EN BIT(25)
> > +#define OVL_OUTPUT_CLAMP BIT(26)
> > #define DISP_REG_OVL_ROI_BGCLR 0x0028
> > #define DISP_REG_OVL_SRC_CON 0x002c
> > #define DISP_REG_OVL_CON(n) (0x0030 + 0x20
> > * (n))
> > @@ -222,6 +225,7 @@ void mtk_ovl_layer_on(struct device *dev,
> > unsigned int idx,
> > unsigned int gmc_thrshd_l;
> > unsigned int gmc_thrshd_h;
> > unsigned int gmc_value;
> > + unsigned int datapatch_con;
> > struct mtk_disp_ovl *ovl = dev_get_drvdata(dev);
> >
> > mtk_ddp_write(cmdq_pkt, 0x1, &ovl->cmdq_reg, ovl->regs,
> > @@ -237,6 +241,11 @@ void mtk_ovl_layer_on(struct device *dev,
> > unsigned int idx,
> > gmc_thrshd_h << 16 | gmc_thrshd_h << 24;
> > mtk_ddp_write(cmdq_pkt, gmc_value,
> > &ovl->cmdq_reg, ovl->regs,
> > DISP_REG_OVL_RDMA_GMC(idx));
> > +
> > + datapatch_con = OVL_GCLAST_EN | OVL_HDR_GCLAST_EN |
> > OVL_OUTPUT_CLAMP;
> > + mtk_ddp_write_mask(cmdq_pkt, datapatch_con, &ovl->cmdq_reg,
> > ovl->regs,
> > + DISP_REG_OVL_DATAPATH_CON,
> > datapatch_con);
>
> For mt8173 or other SoC, this does not turn on. Now you turn on this,
> would this influence other SoC?
>
> Regards,
> CK
>
> > +
> > mtk_ddp_write_mask(cmdq_pkt, BIT(idx), &ovl->cmdq_reg, ovl-
> > >regs,
> > DISP_REG_OVL_SRC_CON, BIT(idx));
> > }
>
>
WARNING: multiple messages have this Message-ID (diff)
From: Jason-JH Lin <jason-jh.lin@mediatek.com>
To: CK Hu <ck.hu@mediatek.com>
Cc: <chunkuang.hu@kernel.org>, <matthias.bgg@gmail.com>,
<linux-arm-kernel@lists.infradead.org>,
<linux-mediatek@lists.infradead.org>,
<linux-kernel@vger.kernel.org>,
<Project_Global_Chrome_Upstream_Group@mediatek.com>,
<fshao@google.com>, <nancy.lin@mediatek.com>,
<singo.chang@mediatek.com>
Subject: Re: [PATCH v1 09/17] drm/mediatek: add OVL support multi-layer
Date: Sat, 10 Jul 2021 15:17:46 +0800 [thread overview]
Message-ID: <d841973cfac17f67b1716a861a433bbddf92058b.camel@mediatek.com> (raw)
In-Reply-To: <1625636614.7824.19.camel@mtksdaap41>
On Wed, 2021-07-07 at 13:43 +0800, CK Hu wrote:
> Hi, Jason:
>
> On Wed, 2021-07-07 at 12:12 +0800, jason-jh.lin wrote:
> > Add datapath_con settings to support multi-layer output.
>
>
> What is multi-layer output? Why we need this?
>
Hi CK,
This patch is not the multi-layer output fix up patch.
The fix up patch is this one:
https://git.kernel.org/pub/scm/linux/kernel/git/chunkuang.hu/linux.git/commit/drivers/gpu/drm/mediatek/mtk_disp_ovl.c?h=mediatek-drm-next&id=d41ff4dcf093885dcc253e3861834eea294827cb
So this patch is not necessary for mt8195 DRM series patches.
I'll remove this patch at the next version.
By the way, this patches is for:
1. If GCLAST is not enabled, SMI will not know if the group is over.
SMI will wait until the last signal is received before it starts to
act.
It may cause OVL can not receive any data from SMI.
To support OVL multi-layer output, add datapath_con settings below:
GCLAST_EN = BIT(24), enable last SMI signal of ovl group
HDR_GCLAST_EN = BIT(25), enable last SMI signal of ovl AFBC group
2. After OUTPUT_CLAMP is enabled, the data will be rounded from 12-bit
to 10-bit. Because the modules after OVL need 10-bit input currently.
It may cause underflow problem, if there is no rounding to 10-bit.
To support 10bit data rounding, add datapath_con settings below:
OUTPUT_CLAMP = BIT(26), rounding data from 12-bit to 10-bit
Regard,
Jason-JH.Lin
> >
> > Signed-off-by: jason-jh.lin <jason-jh.lin@mediatek.com>
> > ---
> > drivers/gpu/drm/mediatek/mtk_disp_ovl.c | 15 ++++++++++++---
> > 1 file changed, 12 insertions(+), 3 deletions(-)
> >
> > diff --git a/drivers/gpu/drm/mediatek/mtk_disp_ovl.c
> > b/drivers/gpu/drm/mediatek/mtk_disp_ovl.c
> > index 7504e86b167a..95fd5e00eb91 100644
> > --- a/drivers/gpu/drm/mediatek/mtk_disp_ovl.c
> > +++ b/drivers/gpu/drm/mediatek/mtk_disp_ovl.c
> > @@ -18,14 +18,17 @@
> > #include "mtk_drm_ddp_comp.h"
> >
> > #define DISP_REG_OVL_INTEN 0x0004
> > -#define OVL_FME_CPL_INT BIT(1)
> > +#define OVL_FME_CPL_INT BIT(1)
> > #define DISP_REG_OVL_INTSTA 0x0008
> > #define DISP_REG_OVL_EN 0x000c
> > #define DISP_REG_OVL_RST 0x0014
> > #define DISP_REG_OVL_ROI_SIZE 0x0020
> > #define DISP_REG_OVL_DATAPATH_CON 0x0024
> > -#define OVL_LAYER_SMI_ID_EN BIT(0)
> > -#define OVL_BGCLR_SEL_IN BIT(2)
> > +#define OVL_LAYER_SMI_ID_EN BIT(0)
> > +#define OVL_BGCLR_SEL_IN BIT(2)
> > +#define OVL_GCLAST_EN BIT(24)
> > +#define OVL_HDR_GCLAST_EN BIT(25)
> > +#define OVL_OUTPUT_CLAMP BIT(26)
> > #define DISP_REG_OVL_ROI_BGCLR 0x0028
> > #define DISP_REG_OVL_SRC_CON 0x002c
> > #define DISP_REG_OVL_CON(n) (0x0030 + 0x20
> > * (n))
> > @@ -222,6 +225,7 @@ void mtk_ovl_layer_on(struct device *dev,
> > unsigned int idx,
> > unsigned int gmc_thrshd_l;
> > unsigned int gmc_thrshd_h;
> > unsigned int gmc_value;
> > + unsigned int datapatch_con;
> > struct mtk_disp_ovl *ovl = dev_get_drvdata(dev);
> >
> > mtk_ddp_write(cmdq_pkt, 0x1, &ovl->cmdq_reg, ovl->regs,
> > @@ -237,6 +241,11 @@ void mtk_ovl_layer_on(struct device *dev,
> > unsigned int idx,
> > gmc_thrshd_h << 16 | gmc_thrshd_h << 24;
> > mtk_ddp_write(cmdq_pkt, gmc_value,
> > &ovl->cmdq_reg, ovl->regs,
> > DISP_REG_OVL_RDMA_GMC(idx));
> > +
> > + datapatch_con = OVL_GCLAST_EN | OVL_HDR_GCLAST_EN |
> > OVL_OUTPUT_CLAMP;
> > + mtk_ddp_write_mask(cmdq_pkt, datapatch_con, &ovl->cmdq_reg,
> > ovl->regs,
> > + DISP_REG_OVL_DATAPATH_CON,
> > datapatch_con);
>
> For mt8173 or other SoC, this does not turn on. Now you turn on this,
> would this influence other SoC?
>
> Regards,
> CK
>
> > +
> > mtk_ddp_write_mask(cmdq_pkt, BIT(idx), &ovl->cmdq_reg, ovl-
> > >regs,
> > DISP_REG_OVL_SRC_CON, BIT(idx));
> > }
>
>
_______________________________________________
Linux-mediatek mailing list
Linux-mediatek@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-mediatek
WARNING: multiple messages have this Message-ID (diff)
From: Jason-JH Lin <jason-jh.lin@mediatek.com>
To: CK Hu <ck.hu@mediatek.com>
Cc: <chunkuang.hu@kernel.org>, <matthias.bgg@gmail.com>,
<linux-arm-kernel@lists.infradead.org>,
<linux-mediatek@lists.infradead.org>,
<linux-kernel@vger.kernel.org>,
<Project_Global_Chrome_Upstream_Group@mediatek.com>,
<fshao@google.com>, <nancy.lin@mediatek.com>,
<singo.chang@mediatek.com>
Subject: Re: [PATCH v1 09/17] drm/mediatek: add OVL support multi-layer
Date: Sat, 10 Jul 2021 15:17:46 +0800 [thread overview]
Message-ID: <d841973cfac17f67b1716a861a433bbddf92058b.camel@mediatek.com> (raw)
In-Reply-To: <1625636614.7824.19.camel@mtksdaap41>
On Wed, 2021-07-07 at 13:43 +0800, CK Hu wrote:
> Hi, Jason:
>
> On Wed, 2021-07-07 at 12:12 +0800, jason-jh.lin wrote:
> > Add datapath_con settings to support multi-layer output.
>
>
> What is multi-layer output? Why we need this?
>
Hi CK,
This patch is not the multi-layer output fix up patch.
The fix up patch is this one:
https://git.kernel.org/pub/scm/linux/kernel/git/chunkuang.hu/linux.git/commit/drivers/gpu/drm/mediatek/mtk_disp_ovl.c?h=mediatek-drm-next&id=d41ff4dcf093885dcc253e3861834eea294827cb
So this patch is not necessary for mt8195 DRM series patches.
I'll remove this patch at the next version.
By the way, this patches is for:
1. If GCLAST is not enabled, SMI will not know if the group is over.
SMI will wait until the last signal is received before it starts to
act.
It may cause OVL can not receive any data from SMI.
To support OVL multi-layer output, add datapath_con settings below:
GCLAST_EN = BIT(24), enable last SMI signal of ovl group
HDR_GCLAST_EN = BIT(25), enable last SMI signal of ovl AFBC group
2. After OUTPUT_CLAMP is enabled, the data will be rounded from 12-bit
to 10-bit. Because the modules after OVL need 10-bit input currently.
It may cause underflow problem, if there is no rounding to 10-bit.
To support 10bit data rounding, add datapath_con settings below:
OUTPUT_CLAMP = BIT(26), rounding data from 12-bit to 10-bit
Regard,
Jason-JH.Lin
> >
> > Signed-off-by: jason-jh.lin <jason-jh.lin@mediatek.com>
> > ---
> > drivers/gpu/drm/mediatek/mtk_disp_ovl.c | 15 ++++++++++++---
> > 1 file changed, 12 insertions(+), 3 deletions(-)
> >
> > diff --git a/drivers/gpu/drm/mediatek/mtk_disp_ovl.c
> > b/drivers/gpu/drm/mediatek/mtk_disp_ovl.c
> > index 7504e86b167a..95fd5e00eb91 100644
> > --- a/drivers/gpu/drm/mediatek/mtk_disp_ovl.c
> > +++ b/drivers/gpu/drm/mediatek/mtk_disp_ovl.c
> > @@ -18,14 +18,17 @@
> > #include "mtk_drm_ddp_comp.h"
> >
> > #define DISP_REG_OVL_INTEN 0x0004
> > -#define OVL_FME_CPL_INT BIT(1)
> > +#define OVL_FME_CPL_INT BIT(1)
> > #define DISP_REG_OVL_INTSTA 0x0008
> > #define DISP_REG_OVL_EN 0x000c
> > #define DISP_REG_OVL_RST 0x0014
> > #define DISP_REG_OVL_ROI_SIZE 0x0020
> > #define DISP_REG_OVL_DATAPATH_CON 0x0024
> > -#define OVL_LAYER_SMI_ID_EN BIT(0)
> > -#define OVL_BGCLR_SEL_IN BIT(2)
> > +#define OVL_LAYER_SMI_ID_EN BIT(0)
> > +#define OVL_BGCLR_SEL_IN BIT(2)
> > +#define OVL_GCLAST_EN BIT(24)
> > +#define OVL_HDR_GCLAST_EN BIT(25)
> > +#define OVL_OUTPUT_CLAMP BIT(26)
> > #define DISP_REG_OVL_ROI_BGCLR 0x0028
> > #define DISP_REG_OVL_SRC_CON 0x002c
> > #define DISP_REG_OVL_CON(n) (0x0030 + 0x20
> > * (n))
> > @@ -222,6 +225,7 @@ void mtk_ovl_layer_on(struct device *dev,
> > unsigned int idx,
> > unsigned int gmc_thrshd_l;
> > unsigned int gmc_thrshd_h;
> > unsigned int gmc_value;
> > + unsigned int datapatch_con;
> > struct mtk_disp_ovl *ovl = dev_get_drvdata(dev);
> >
> > mtk_ddp_write(cmdq_pkt, 0x1, &ovl->cmdq_reg, ovl->regs,
> > @@ -237,6 +241,11 @@ void mtk_ovl_layer_on(struct device *dev,
> > unsigned int idx,
> > gmc_thrshd_h << 16 | gmc_thrshd_h << 24;
> > mtk_ddp_write(cmdq_pkt, gmc_value,
> > &ovl->cmdq_reg, ovl->regs,
> > DISP_REG_OVL_RDMA_GMC(idx));
> > +
> > + datapatch_con = OVL_GCLAST_EN | OVL_HDR_GCLAST_EN |
> > OVL_OUTPUT_CLAMP;
> > + mtk_ddp_write_mask(cmdq_pkt, datapatch_con, &ovl->cmdq_reg,
> > ovl->regs,
> > + DISP_REG_OVL_DATAPATH_CON,
> > datapatch_con);
>
> For mt8173 or other SoC, this does not turn on. Now you turn on this,
> would this influence other SoC?
>
> Regards,
> CK
>
> > +
> > mtk_ddp_write_mask(cmdq_pkt, BIT(idx), &ovl->cmdq_reg, ovl-
> > >regs,
> > DISP_REG_OVL_SRC_CON, BIT(idx));
> > }
>
>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2021-07-10 7:17 UTC|newest]
Thread overview: 90+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-07-07 4:12 [PATCH v1 00/17] Add MediaTek SoC DRM (vdosys0) support for mt8195 jason-jh.lin
2021-07-07 4:12 ` jason-jh.lin
2021-07-07 4:12 ` [PATCH v1 01/17] dt-bindings: mediatek: add definition for mt8195 display jason-jh.lin
2021-07-07 4:12 ` jason-jh.lin
2021-07-07 4:33 ` CK Hu
2021-07-07 4:33 ` CK Hu
2021-07-10 6:57 ` Jason-JH Lin
2021-07-10 6:57 ` Jason-JH Lin
2021-07-07 4:12 ` [PATCH v1 02/17] dt-bindings: arm: mediatek: add definition for mt8195 mmsys jason-jh.lin
2021-07-07 4:12 ` jason-jh.lin
2021-07-07 4:12 ` [PATCH v1 03/17] arm64: dts: mt8195: add display node for vdosys0 jason-jh.lin
2021-07-07 4:12 ` jason-jh.lin
2021-07-07 4:12 ` [PATCH v1 04/17] soc: mediatek: add mtk-mmsys support for mt8195 vdosys0 jason-jh.lin
2021-07-07 4:12 ` jason-jh.lin
2021-07-07 4:44 ` CK Hu
2021-07-07 4:44 ` CK Hu
2021-07-10 6:58 ` Jason-JH Lin
2021-07-10 6:58 ` Jason-JH Lin
2021-07-07 4:12 ` [PATCH v1 05/17] drm/mediatek: add mediatek-drm of vdosys0 support for MT8195 jason-jh.lin
2021-07-07 4:12 ` jason-jh.lin
2021-07-07 4:48 ` CK Hu
2021-07-07 4:48 ` CK Hu
2021-07-10 6:59 ` Jason-JH Lin
2021-07-10 6:59 ` Jason-JH Lin
2021-07-10 6:59 ` Jason-JH Lin
2021-07-07 4:12 ` [PATCH v1 06/17] soc: mediatek: add mtk-mutex support for mt8195 jason-jh.lin
2021-07-07 4:12 ` jason-jh.lin
2021-07-07 4:52 ` CK Hu
2021-07-07 4:52 ` CK Hu
2021-07-10 7:01 ` Jason-JH Lin
2021-07-10 7:01 ` Jason-JH Lin
2021-07-07 4:12 ` [PATCH v1 07/17] drm/mediatek: add OVL support for MT8195 jason-jh.lin
2021-07-07 4:12 ` jason-jh.lin
2021-07-07 5:03 ` CK Hu
2021-07-07 5:03 ` CK Hu
2021-07-10 7:05 ` Jason-JH Lin
2021-07-10 7:05 ` Jason-JH Lin
2021-07-10 7:05 ` Jason-JH Lin
2021-07-07 4:12 ` [PATCH v1 08/17] drm/mediatek: Add component_del in OVL remove function jason-jh.lin
2021-07-07 4:12 ` jason-jh.lin
2021-07-07 5:12 ` CK Hu
2021-07-07 5:12 ` CK Hu
2021-07-10 7:06 ` Jason-JH Lin
2021-07-10 7:06 ` Jason-JH Lin
2021-07-10 7:06 ` Jason-JH Lin
2021-07-07 4:12 ` [PATCH v1 09/17] drm/mediatek: add OVL support multi-layer jason-jh.lin
2021-07-07 4:12 ` jason-jh.lin
2021-07-07 5:43 ` CK Hu
2021-07-07 5:43 ` CK Hu
2021-07-10 7:17 ` Jason-JH Lin [this message]
2021-07-10 7:17 ` Jason-JH Lin
2021-07-10 7:17 ` Jason-JH Lin
2021-07-07 4:12 ` [PATCH v1 10/17] drm/mediatek: add RDMA support for MT8195 jason-jh.lin
2021-07-07 4:12 ` jason-jh.lin
2021-07-07 4:12 ` [PATCH v1 11/17] drm/mediatek: add COLOR " jason-jh.lin
2021-07-07 4:12 ` jason-jh.lin
2021-07-07 6:01 ` CK Hu
2021-07-07 6:01 ` CK Hu
2021-07-10 7:21 ` Jason-JH Lin
2021-07-10 7:21 ` Jason-JH Lin
2021-07-10 7:21 ` Jason-JH Lin
2021-07-07 4:12 ` [PATCH v1 12/17] drm/mediatek: add CCORR " jason-jh.lin
2021-07-07 4:12 ` jason-jh.lin
2021-07-07 6:02 ` CK Hu
2021-07-07 6:02 ` CK Hu
2021-07-10 7:22 ` Jason-JH Lin
2021-07-10 7:22 ` Jason-JH Lin
2021-07-10 7:22 ` Jason-JH Lin
2021-07-07 4:12 ` [PATCH v1 13/17] drm/mediatek: Add AAL " jason-jh.lin
2021-07-07 4:12 ` jason-jh.lin
2021-07-07 6:14 ` CK Hu
2021-07-07 6:14 ` CK Hu
2021-07-10 7:35 ` Jason-JH Lin
2021-07-10 7:35 ` Jason-JH Lin
2021-07-07 4:12 ` [PATCH v1 14/17] drm/mediatek: add GAMMA " jason-jh.lin
2021-07-07 4:12 ` jason-jh.lin
2021-07-07 4:12 ` [PATCH v1 15/17] drm/mediatek: add DITHER " jason-jh.lin
2021-07-07 4:12 ` jason-jh.lin
2021-07-07 4:12 ` [PATCH v1 16/17] drm/mediatek: add MERGE " jason-jh.lin
2021-07-07 4:12 ` jason-jh.lin
2021-07-07 7:02 ` CK Hu
2021-07-07 7:02 ` CK Hu
2021-07-10 7:52 ` Jason-JH Lin
2021-07-10 7:52 ` Jason-JH Lin
2021-07-07 4:12 ` [PATCH v1 17/17] drm/mediatek: add DSC " jason-jh.lin
2021-07-07 4:12 ` jason-jh.lin
2021-07-07 7:35 ` CK Hu
2021-07-07 7:35 ` CK Hu
2021-07-10 7:55 ` Jason-JH Lin
2021-07-10 7:55 ` Jason-JH Lin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=d841973cfac17f67b1716a861a433bbddf92058b.camel@mediatek.com \
--to=jason-jh.lin@mediatek.com \
--cc=Project_Global_Chrome_Upstream_Group@mediatek.com \
--cc=chunkuang.hu@kernel.org \
--cc=ck.hu@mediatek.com \
--cc=fshao@google.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=matthias.bgg@gmail.com \
--cc=nancy.lin@mediatek.com \
--cc=singo.chang@mediatek.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.