From: Samuel Holland <samuel.holland@sifive.com> To: Joshua Yeong <joshua.yeong@starfivetech.com> Cc: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu, geert+renesas@glider.be, prabhakar.mahadev-lad.rj@bp.renesas.com, conor.dooley@microchip.com, alexghiti@rivosinc.com, evan@rivosinc.com, ajones@ventanamicro.com, heiko@sntech.de, guoren@kernel.org, uwu@icenowy.me, jszhang@kernel.org, conor@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, leyfoon.tan@starfivetech.com, jeeheng.sia@starfivetech.com Subject: Re: [PATCH 2/4] riscv: errata: Add StarFive alternative ports Date: Fri, 15 Mar 2024 18:13:34 -0500 [thread overview] Message-ID: <b662bb30-d5e2-4bf0-a156-ac38461fcea2@sifive.com> (raw) In-Reply-To: <20240314061205.26143-3-joshua.yeong@starfivetech.com> On 2024-03-14 1:12 AM, Joshua Yeong wrote: > Add required ports of the Alternative scheme for > StarFive CPU cores. > > Signed-off-by: Joshua Yeong <joshua.yeong@starfivetech.com> > --- > arch/riscv/Kconfig.errata | 21 ++++++ > arch/riscv/errata/Makefile | 1 + > arch/riscv/errata/starfive/Makefile | 1 + > arch/riscv/errata/starfive/errata.c | 95 ++++++++++++++++++++++++++++ > arch/riscv/include/asm/alternative.h | 3 + > arch/riscv/include/asm/errata_list.h | 5 ++ > arch/riscv/kernel/alternative.c | 5 ++ > 7 files changed, 131 insertions(+) > create mode 100644 arch/riscv/errata/starfive/Makefile > create mode 100644 arch/riscv/errata/starfive/errata.c > > diff --git a/arch/riscv/Kconfig.errata b/arch/riscv/Kconfig.errata > index 910ba8837add..1438dd09533b 100644 > --- a/arch/riscv/Kconfig.errata > +++ b/arch/riscv/Kconfig.errata > @@ -53,6 +53,16 @@ config ERRATA_SIFIVE_CIP_1200 > > If you don't know what to do here, say "Y". > > +config ERRATA_STARFIVE > + bool "StarFive errata" > + depends on RISCV_ALTERNATIVE > + help > + All StarFive errata Kconfig depend on this Kconfig. Disabling > + this Kconfig will disable all StarFive errata. Please say "Y" > + here if your platform uses StarFive CPU cores. > + > + Otherwise, please say "N" here to avoid unnecessary overhead. > + > config ERRATA_STARFIVE_JH7100 > bool "StarFive JH7100 support" > depends on ARCH_STARFIVE > @@ -72,6 +82,17 @@ config ERRATA_STARFIVE_JH7100 > Say "Y" if you want to support the BeagleV Starlight and/or > StarFive VisionFive V1 boards. > > +config ERRATA_STARFIVE_CMO > + bool "Apply StarFive cache management errata" > + depends on ERRATA_STARFIVE && MMU > + select RISCV_DMA_NONCOHERENT > + default y > + help > + This will apply the cache management errata to handle the > + non-standard handling on non-coherent operations on StarFive cores. > + > + If you don't know what to do here, say "Y". > + > config ERRATA_THEAD > bool "T-HEAD errata" > depends on RISCV_ALTERNATIVE > diff --git a/arch/riscv/errata/Makefile b/arch/riscv/errata/Makefile > index 8a2739485123..4713a686b9f7 100644 > --- a/arch/riscv/errata/Makefile > +++ b/arch/riscv/errata/Makefile > @@ -4,4 +4,5 @@ endif > > obj-$(CONFIG_ERRATA_ANDES) += andes/ > obj-$(CONFIG_ERRATA_SIFIVE) += sifive/ > +obj-$(CONFIG_ERRATA_STARFIVE) += starfive/ > obj-$(CONFIG_ERRATA_THEAD) += thead/ > diff --git a/arch/riscv/errata/starfive/Makefile b/arch/riscv/errata/starfive/Makefile > new file mode 100644 > index 000000000000..2d644e19caef > --- /dev/null > +++ b/arch/riscv/errata/starfive/Makefile > @@ -0,0 +1 @@ > +obj-y += errata.o > diff --git a/arch/riscv/errata/starfive/errata.c b/arch/riscv/errata/starfive/errata.c > new file mode 100644 > index 000000000000..3ee360cd5e81 > --- /dev/null > +++ b/arch/riscv/errata/starfive/errata.c > @@ -0,0 +1,95 @@ > +// SPDX-License-Identifier: GPL-2.0-only > +/* > + * Erratas to be applied for StarFive CPU cores > + * > + * Copyright (C) 2024 Shanghai StarFive Technology Co., Ltd. > + * > + * Author: Joshua Yeong <joshua.yeong@starfivetech.com> > + */ > + > +#include <linux/memory.h> > +#include <linux/module.h> > + > +#include <asm/alternative.h> > +#include <asm/cacheflush.h> > +#include <asm/errata_list.h> > +#include <asm/patch.h> > +#include <asm/processor.h> > +#include <asm/sbi.h> > +#include <asm/vendorid_list.h> > + > +#define STARFIVE_JH8100_DUBHE90_MARCHID 0x80000000DB000090UL > +#define STARFIVE_JH8100_DUBHE90_MIMPID 0x0000000020230930UL > +#define STARFIVE_JH8100_DUBHE80_MARCHID 0x80000000DB000080UL > +#define STARFIVE_JH8100_DUBHE80_MIMPID 0x0000000020230831UL > +#define STARFIVE_JH8100_L3 0x40 > + > +static bool errata_probe_cmo(unsigned int stage, unsigned long arch_id, > + unsigned long impid) > +{ > + if (!IS_ENABLED(CONFIG_ERRATA_STARFIVE_CMO)) > + return false; > + > + if ((arch_id != STARFIVE_JH8100_DUBHE90_MARCHID || > + impid != STARFIVE_JH8100_DUBHE90_MIMPID) && > + (arch_id != STARFIVE_JH8100_DUBHE80_MARCHID || > + impid != STARFIVE_JH8100_DUBHE80_MIMPID)) > + return false; > + > + if (stage == RISCV_ALTERNATIVES_EARLY_BOOT) > + return false; > + > + riscv_cbom_block_size = STARFIVE_JH8100_L3; > + riscv_noncoherent_supported(); This patch doesn't add any alternatives, so you don't need to use the errata framework. Please move these two lines to the cache driver -- see drivers/cache/sifive_ccache.c -- and then you can drop this patch. Regards, Samuel > + > + return true; > +} > + > +static u32 starfive_errata_probe(unsigned int stage, > + unsigned long archid, unsigned long impid) > +{ > + u32 cpu_req_errata = 0; > + > + if (errata_probe_cmo(stage, archid, impid)) > + cpu_req_errata |= BIT(ERRATA_STARFIVE_CMO); > + > + return cpu_req_errata; > +} > + > +void __init_or_module starfive_errata_patch_func(struct alt_entry *begin, > + struct alt_entry *end, > + unsigned long archid, > + unsigned long impid, > + unsigned int stage) > +{ > + struct alt_entry *alt; > + u32 cpu_apply_errata = 0; > + u32 tmp; > + u32 cpu_req_errata; > + > + if (stage == RISCV_ALTERNATIVES_EARLY_BOOT) > + return; > + > + cpu_req_errata = starfive_errata_probe(stage, archid, impid); > + > + for (alt = begin; alt < end; alt++) { > + if (alt->vendor_id != STARFIVE_VENDOR_ID) > + continue; > + if (alt->patch_id >= ERRATA_STARFIVE_NUMBER) > + continue; > + > + tmp = (1U << alt->patch_id); > + if (cpu_req_errata & tmp) { > + mutex_lock(&text_mutex); > + patch_text_nosync(ALT_OLD_PTR(alt), ALT_ALT_PTR(alt), > + alt->alt_len); > + mutex_unlock(&text_mutex); > + cpu_apply_errata |= tmp; > + } > + } > + > + if (stage != RISCV_ALTERNATIVES_MODULE && > + cpu_apply_errata != cpu_req_errata) { > + pr_warn("WARNING: Missing StarFive errata patches! \n"); > + } > +} > diff --git a/arch/riscv/include/asm/alternative.h b/arch/riscv/include/asm/alternative.h > index 3c2b59b25017..8f5e6883db97 100644 > --- a/arch/riscv/include/asm/alternative.h > +++ b/arch/riscv/include/asm/alternative.h > @@ -51,6 +51,9 @@ void andes_errata_patch_func(struct alt_entry *begin, struct alt_entry *end, > void sifive_errata_patch_func(struct alt_entry *begin, struct alt_entry *end, > unsigned long archid, unsigned long impid, > unsigned int stage); > +void starfive_errata_patch_func(struct alt_entry *begin, struct alt_entry *end, > + unsigned long archid, unsigned long impid, > + unsigned int stage); > void thead_errata_patch_func(struct alt_entry *begin, struct alt_entry *end, > unsigned long archid, unsigned long impid, > unsigned int stage); > diff --git a/arch/riscv/include/asm/errata_list.h b/arch/riscv/include/asm/errata_list.h > index ea33288f8a25..1cd5ba3a1466 100644 > --- a/arch/riscv/include/asm/errata_list.h > +++ b/arch/riscv/include/asm/errata_list.h > @@ -22,6 +22,11 @@ > #define ERRATA_SIFIVE_NUMBER 2 > #endif > > +#ifdef CONFIG_ERRATA_STARFIVE > +#define ERRATA_STARFIVE_CMO 0 > +#define ERRATA_STARFIVE_NUMBER 1 > +#endif > + > #ifdef CONFIG_ERRATA_THEAD > #define ERRATA_THEAD_PBMT 0 > #define ERRATA_THEAD_PMU 1 > diff --git a/arch/riscv/kernel/alternative.c b/arch/riscv/kernel/alternative.c > index 319a1da0358b..deedd4b76472 100644 > --- a/arch/riscv/kernel/alternative.c > +++ b/arch/riscv/kernel/alternative.c > @@ -52,6 +52,11 @@ static void riscv_fill_cpu_mfr_info(struct cpu_manufacturer_info_t *cpu_mfr_info > cpu_mfr_info->patch_func = sifive_errata_patch_func; > break; > #endif > +#ifdef CONFIG_ERRATA_STARFIVE > + case STARFIVE_VENDOR_ID: > + cpu_mfr_info->patch_func = starfive_errata_patch_func; > + break; > +#endif > #ifdef CONFIG_ERRATA_THEAD > case THEAD_VENDOR_ID: > cpu_mfr_info->patch_func = thead_errata_patch_func;
WARNING: multiple messages have this Message-ID (diff)
From: Samuel Holland <samuel.holland@sifive.com> To: Joshua Yeong <joshua.yeong@starfivetech.com> Cc: heiko@sntech.de, geert+renesas@glider.be, conor.dooley@microchip.com, guoren@kernel.org, krzysztof.kozlowski+dt@linaro.org, linux-riscv@lists.infradead.org, jeeheng.sia@starfivetech.com, ajones@ventanamicro.com, devicetree@vger.kernel.org, conor+dt@kernel.org, aou@eecs.berkeley.edu, alexghiti@rivosinc.com, leyfoon.tan@starfivetech.com, prabhakar.mahadev-lad.rj@bp.renesas.com, robh+dt@kernel.org, paul.walmsley@sifive.com, jszhang@kernel.org, linux-kernel@vger.kernel.org, conor@kernel.org, evan@rivosinc.com, palmer@dabbelt.com Subject: Re: [PATCH 2/4] riscv: errata: Add StarFive alternative ports Date: Fri, 15 Mar 2024 18:13:34 -0500 [thread overview] Message-ID: <b662bb30-d5e2-4bf0-a156-ac38461fcea2@sifive.com> (raw) In-Reply-To: <20240314061205.26143-3-joshua.yeong@starfivetech.com> On 2024-03-14 1:12 AM, Joshua Yeong wrote: > Add required ports of the Alternative scheme for > StarFive CPU cores. > > Signed-off-by: Joshua Yeong <joshua.yeong@starfivetech.com> > --- > arch/riscv/Kconfig.errata | 21 ++++++ > arch/riscv/errata/Makefile | 1 + > arch/riscv/errata/starfive/Makefile | 1 + > arch/riscv/errata/starfive/errata.c | 95 ++++++++++++++++++++++++++++ > arch/riscv/include/asm/alternative.h | 3 + > arch/riscv/include/asm/errata_list.h | 5 ++ > arch/riscv/kernel/alternative.c | 5 ++ > 7 files changed, 131 insertions(+) > create mode 100644 arch/riscv/errata/starfive/Makefile > create mode 100644 arch/riscv/errata/starfive/errata.c > > diff --git a/arch/riscv/Kconfig.errata b/arch/riscv/Kconfig.errata > index 910ba8837add..1438dd09533b 100644 > --- a/arch/riscv/Kconfig.errata > +++ b/arch/riscv/Kconfig.errata > @@ -53,6 +53,16 @@ config ERRATA_SIFIVE_CIP_1200 > > If you don't know what to do here, say "Y". > > +config ERRATA_STARFIVE > + bool "StarFive errata" > + depends on RISCV_ALTERNATIVE > + help > + All StarFive errata Kconfig depend on this Kconfig. Disabling > + this Kconfig will disable all StarFive errata. Please say "Y" > + here if your platform uses StarFive CPU cores. > + > + Otherwise, please say "N" here to avoid unnecessary overhead. > + > config ERRATA_STARFIVE_JH7100 > bool "StarFive JH7100 support" > depends on ARCH_STARFIVE > @@ -72,6 +82,17 @@ config ERRATA_STARFIVE_JH7100 > Say "Y" if you want to support the BeagleV Starlight and/or > StarFive VisionFive V1 boards. > > +config ERRATA_STARFIVE_CMO > + bool "Apply StarFive cache management errata" > + depends on ERRATA_STARFIVE && MMU > + select RISCV_DMA_NONCOHERENT > + default y > + help > + This will apply the cache management errata to handle the > + non-standard handling on non-coherent operations on StarFive cores. > + > + If you don't know what to do here, say "Y". > + > config ERRATA_THEAD > bool "T-HEAD errata" > depends on RISCV_ALTERNATIVE > diff --git a/arch/riscv/errata/Makefile b/arch/riscv/errata/Makefile > index 8a2739485123..4713a686b9f7 100644 > --- a/arch/riscv/errata/Makefile > +++ b/arch/riscv/errata/Makefile > @@ -4,4 +4,5 @@ endif > > obj-$(CONFIG_ERRATA_ANDES) += andes/ > obj-$(CONFIG_ERRATA_SIFIVE) += sifive/ > +obj-$(CONFIG_ERRATA_STARFIVE) += starfive/ > obj-$(CONFIG_ERRATA_THEAD) += thead/ > diff --git a/arch/riscv/errata/starfive/Makefile b/arch/riscv/errata/starfive/Makefile > new file mode 100644 > index 000000000000..2d644e19caef > --- /dev/null > +++ b/arch/riscv/errata/starfive/Makefile > @@ -0,0 +1 @@ > +obj-y += errata.o > diff --git a/arch/riscv/errata/starfive/errata.c b/arch/riscv/errata/starfive/errata.c > new file mode 100644 > index 000000000000..3ee360cd5e81 > --- /dev/null > +++ b/arch/riscv/errata/starfive/errata.c > @@ -0,0 +1,95 @@ > +// SPDX-License-Identifier: GPL-2.0-only > +/* > + * Erratas to be applied for StarFive CPU cores > + * > + * Copyright (C) 2024 Shanghai StarFive Technology Co., Ltd. > + * > + * Author: Joshua Yeong <joshua.yeong@starfivetech.com> > + */ > + > +#include <linux/memory.h> > +#include <linux/module.h> > + > +#include <asm/alternative.h> > +#include <asm/cacheflush.h> > +#include <asm/errata_list.h> > +#include <asm/patch.h> > +#include <asm/processor.h> > +#include <asm/sbi.h> > +#include <asm/vendorid_list.h> > + > +#define STARFIVE_JH8100_DUBHE90_MARCHID 0x80000000DB000090UL > +#define STARFIVE_JH8100_DUBHE90_MIMPID 0x0000000020230930UL > +#define STARFIVE_JH8100_DUBHE80_MARCHID 0x80000000DB000080UL > +#define STARFIVE_JH8100_DUBHE80_MIMPID 0x0000000020230831UL > +#define STARFIVE_JH8100_L3 0x40 > + > +static bool errata_probe_cmo(unsigned int stage, unsigned long arch_id, > + unsigned long impid) > +{ > + if (!IS_ENABLED(CONFIG_ERRATA_STARFIVE_CMO)) > + return false; > + > + if ((arch_id != STARFIVE_JH8100_DUBHE90_MARCHID || > + impid != STARFIVE_JH8100_DUBHE90_MIMPID) && > + (arch_id != STARFIVE_JH8100_DUBHE80_MARCHID || > + impid != STARFIVE_JH8100_DUBHE80_MIMPID)) > + return false; > + > + if (stage == RISCV_ALTERNATIVES_EARLY_BOOT) > + return false; > + > + riscv_cbom_block_size = STARFIVE_JH8100_L3; > + riscv_noncoherent_supported(); This patch doesn't add any alternatives, so you don't need to use the errata framework. Please move these two lines to the cache driver -- see drivers/cache/sifive_ccache.c -- and then you can drop this patch. Regards, Samuel > + > + return true; > +} > + > +static u32 starfive_errata_probe(unsigned int stage, > + unsigned long archid, unsigned long impid) > +{ > + u32 cpu_req_errata = 0; > + > + if (errata_probe_cmo(stage, archid, impid)) > + cpu_req_errata |= BIT(ERRATA_STARFIVE_CMO); > + > + return cpu_req_errata; > +} > + > +void __init_or_module starfive_errata_patch_func(struct alt_entry *begin, > + struct alt_entry *end, > + unsigned long archid, > + unsigned long impid, > + unsigned int stage) > +{ > + struct alt_entry *alt; > + u32 cpu_apply_errata = 0; > + u32 tmp; > + u32 cpu_req_errata; > + > + if (stage == RISCV_ALTERNATIVES_EARLY_BOOT) > + return; > + > + cpu_req_errata = starfive_errata_probe(stage, archid, impid); > + > + for (alt = begin; alt < end; alt++) { > + if (alt->vendor_id != STARFIVE_VENDOR_ID) > + continue; > + if (alt->patch_id >= ERRATA_STARFIVE_NUMBER) > + continue; > + > + tmp = (1U << alt->patch_id); > + if (cpu_req_errata & tmp) { > + mutex_lock(&text_mutex); > + patch_text_nosync(ALT_OLD_PTR(alt), ALT_ALT_PTR(alt), > + alt->alt_len); > + mutex_unlock(&text_mutex); > + cpu_apply_errata |= tmp; > + } > + } > + > + if (stage != RISCV_ALTERNATIVES_MODULE && > + cpu_apply_errata != cpu_req_errata) { > + pr_warn("WARNING: Missing StarFive errata patches! \n"); > + } > +} > diff --git a/arch/riscv/include/asm/alternative.h b/arch/riscv/include/asm/alternative.h > index 3c2b59b25017..8f5e6883db97 100644 > --- a/arch/riscv/include/asm/alternative.h > +++ b/arch/riscv/include/asm/alternative.h > @@ -51,6 +51,9 @@ void andes_errata_patch_func(struct alt_entry *begin, struct alt_entry *end, > void sifive_errata_patch_func(struct alt_entry *begin, struct alt_entry *end, > unsigned long archid, unsigned long impid, > unsigned int stage); > +void starfive_errata_patch_func(struct alt_entry *begin, struct alt_entry *end, > + unsigned long archid, unsigned long impid, > + unsigned int stage); > void thead_errata_patch_func(struct alt_entry *begin, struct alt_entry *end, > unsigned long archid, unsigned long impid, > unsigned int stage); > diff --git a/arch/riscv/include/asm/errata_list.h b/arch/riscv/include/asm/errata_list.h > index ea33288f8a25..1cd5ba3a1466 100644 > --- a/arch/riscv/include/asm/errata_list.h > +++ b/arch/riscv/include/asm/errata_list.h > @@ -22,6 +22,11 @@ > #define ERRATA_SIFIVE_NUMBER 2 > #endif > > +#ifdef CONFIG_ERRATA_STARFIVE > +#define ERRATA_STARFIVE_CMO 0 > +#define ERRATA_STARFIVE_NUMBER 1 > +#endif > + > #ifdef CONFIG_ERRATA_THEAD > #define ERRATA_THEAD_PBMT 0 > #define ERRATA_THEAD_PMU 1 > diff --git a/arch/riscv/kernel/alternative.c b/arch/riscv/kernel/alternative.c > index 319a1da0358b..deedd4b76472 100644 > --- a/arch/riscv/kernel/alternative.c > +++ b/arch/riscv/kernel/alternative.c > @@ -52,6 +52,11 @@ static void riscv_fill_cpu_mfr_info(struct cpu_manufacturer_info_t *cpu_mfr_info > cpu_mfr_info->patch_func = sifive_errata_patch_func; > break; > #endif > +#ifdef CONFIG_ERRATA_STARFIVE > + case STARFIVE_VENDOR_ID: > + cpu_mfr_info->patch_func = starfive_errata_patch_func; > + break; > +#endif > #ifdef CONFIG_ERRATA_THEAD > case THEAD_VENDOR_ID: > cpu_mfr_info->patch_func = thead_errata_patch_func; _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2024-03-15 23:13 UTC|newest] Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top 2024-03-14 6:12 [PATCH 0/4] Add StarFive's StarLink-500 Cache Controller Joshua Yeong 2024-03-14 6:12 ` Joshua Yeong 2024-03-14 6:12 ` [PATCH 1/4] riscv: asm: vendorid_list: Add StarFive Technology to vendors list Joshua Yeong 2024-03-14 6:12 ` Joshua Yeong 2024-03-14 6:12 ` [PATCH 2/4] riscv: errata: Add StarFive alternative ports Joshua Yeong 2024-03-14 6:12 ` Joshua Yeong 2024-03-15 23:13 ` Samuel Holland [this message] 2024-03-15 23:13 ` Samuel Holland 2024-03-17 15:04 ` Conor Dooley 2024-03-17 15:04 ` Conor Dooley 2024-03-14 6:12 ` [PATCH 3/4] cache: Add StarLink-500 cache management for StarFive JH8100 RISC-V core Joshua Yeong 2024-03-14 6:12 ` Joshua Yeong 2024-03-15 8:22 ` kernel test robot 2024-03-15 8:22 ` kernel test robot 2024-03-15 23:33 ` Samuel Holland 2024-03-15 23:33 ` Samuel Holland 2024-03-14 6:12 ` [PATCH 4/4] dt-bindings: cache: Add docs for StarFive StarLink-500 cache controller Joshua Yeong 2024-03-14 6:12 ` Joshua Yeong 2024-03-15 16:36 ` Rob Herring 2024-03-15 16:36 ` Rob Herring 2024-03-17 14:58 ` Conor Dooley 2024-03-17 14:58 ` Conor Dooley 2024-03-17 15:01 ` [PATCH 0/4] Add StarFive's StarLink-500 Cache Controller Conor Dooley 2024-03-17 15:01 ` Conor Dooley 2024-03-20 8:08 ` Conor Dooley 2024-03-20 8:08 ` Conor Dooley 2024-03-22 6:16 ` Joshua Yeong 2024-03-22 6:16 ` Joshua Yeong
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=b662bb30-d5e2-4bf0-a156-ac38461fcea2@sifive.com \ --to=samuel.holland@sifive.com \ --cc=ajones@ventanamicro.com \ --cc=alexghiti@rivosinc.com \ --cc=aou@eecs.berkeley.edu \ --cc=conor+dt@kernel.org \ --cc=conor.dooley@microchip.com \ --cc=conor@kernel.org \ --cc=devicetree@vger.kernel.org \ --cc=evan@rivosinc.com \ --cc=geert+renesas@glider.be \ --cc=guoren@kernel.org \ --cc=heiko@sntech.de \ --cc=jeeheng.sia@starfivetech.com \ --cc=joshua.yeong@starfivetech.com \ --cc=jszhang@kernel.org \ --cc=krzysztof.kozlowski+dt@linaro.org \ --cc=leyfoon.tan@starfivetech.com \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-riscv@lists.infradead.org \ --cc=palmer@dabbelt.com \ --cc=paul.walmsley@sifive.com \ --cc=prabhakar.mahadev-lad.rj@bp.renesas.com \ --cc=robh+dt@kernel.org \ --cc=uwu@icenowy.me \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.