From: Mathieu Poirier <mathieu.poirier@linaro.org>
To: Suzuki K Poulose <suzuki.poulose@arm.com>
Cc: anshuman.khandual@arm.com, coresight@lists.linaro.org,
linux-kernel@vger.kernel.org, leo.yan@linaro.org,
linux-arm-kernel@lists.infradead.org, mike.leach@linaro.org
Subject: Re: [PATCH v6 23/26] coresight: etm4x: Add support for sysreg only devices
Date: Thu, 7 Jan 2021 17:55:30 -0700 [thread overview]
Message-ID: <20210108005530.GG43045@xps15> (raw)
In-Reply-To: <20210107123859.674252-24-suzuki.poulose@arm.com>
On Thu, Jan 07, 2021 at 12:38:56PM +0000, Suzuki K Poulose wrote:
> Add support for devices with system instruction access only.
> They don't have a memory mapped interface and thus are not
> AMBA devices. System register access is not permitted to
> TRCPDCR and thus skip access to them.
>
> Cc: Mike Leach <mike.leach@linaro.org>
> Cc: Mathieu Poirier <mathieu.poirier@linaro.org>
> Signed-off-by: Suzuki K Poulose <suzuki.poulose@arm.com>
> ---
> Changes since v5:
> - Rebased to accommodate check_arch_features().
> Added comments to explain why we don't pass PID for system
> register based devices.
> Changes since v4
> - Add "remove" callback for platform_driver.
> - Dropped Reviewed-by tag from Mathieu due to the above
>
> Changes since v3
> - Improve comment over "TRCPDCR" usage with sysreg
> - Rename etm_xx => etm4_xx
> - Update the compatible to "arm,coresight-etm4x-sysreg"
> ---
> .../coresight/coresight-etm4x-core.c | 68 +++++++++++++++++--
> 1 file changed, 63 insertions(+), 5 deletions(-)
>
> diff --git a/drivers/hwtracing/coresight/coresight-etm4x-core.c b/drivers/hwtracing/coresight/coresight-etm4x-core.c
> index f4fbb65b4cc1..34a6cdff75e7 100644
> --- a/drivers/hwtracing/coresight/coresight-etm4x-core.c
> +++ b/drivers/hwtracing/coresight/coresight-etm4x-core.c
> @@ -27,6 +27,7 @@
> #include <linux/seq_file.h>
> #include <linux/uaccess.h>
> #include <linux/perf_event.h>
> +#include <linux/platform_device.h>
> #include <linux/pm_runtime.h>
> #include <linux/property.h>
>
> @@ -1736,9 +1737,6 @@ static int etm4_probe(struct device *dev, void __iomem *base, u32 etm_pid)
> return -ENOMEM;
> }
>
> - if (fwnode_property_present(dev_fwnode(dev), "qcom,skip-power-up"))
> - drvdata->skip_power_up = true;
> -
> drvdata->base = base;
>
> spin_lock_init(&drvdata->spinlock);
> @@ -1762,6 +1760,11 @@ static int etm4_probe(struct device *dev, void __iomem *base, u32 etm_pid)
> if (!drvdata->arch)
> return -EINVAL;
>
> + /* TRCPDCR is not accessible with system instructions. */
> + if (!desc.access.io_mem ||
> + fwnode_property_present(dev_fwnode(dev), "qcom,skip-power-up"))
> + drvdata->skip_power_up = true;
> +
> etm4_init_trace_id(drvdata);
> etm4_set_default(&drvdata->config);
>
> @@ -1820,6 +1823,25 @@ static int etm4_probe_amba(struct amba_device *adev, const struct amba_id *id)
> return ret;
> }
>
> +static int etm4_probe_platform_dev(struct platform_device *pdev)
> +{
> + int ret;
> +
> + pm_runtime_get_noresume(&pdev->dev);
> + pm_runtime_set_active(&pdev->dev);
> + pm_runtime_enable(&pdev->dev);
> +
> + /*
> + * System register based devices could match the
> + * HW by reading appropriate registers on the HW
> + * and thus we could skip the PID.
> + */
> + ret = etm4_probe(&pdev->dev, NULL, 0);
> +
> + pm_runtime_put(&pdev->dev);
> + return ret;
> +}
> +
> static struct amba_cs_uci_id uci_id_etm4[] = {
> {
> /* ETMv4 UCI data */
> @@ -1869,6 +1891,17 @@ static int __exit etm4_remove_amba(struct amba_device *adev)
> return 0;
> }
>
> +static int __exit etm4_remove_platform_dev(struct platform_device *pdev)
> +{
> + int ret = 0;
> + struct etmv4_drvdata *drvdata = dev_get_drvdata(&pdev->dev);
> +
> + if (drvdata)
> + ret = etm4_remove_dev(drvdata);
> + pm_runtime_disable(&pdev->dev);
> + return ret;
> +}
> +
> static const struct amba_id etm4_ids[] = {
> CS_AMBA_ID(0x000bb95d), /* Cortex-A53 */
> CS_AMBA_ID(0x000bb95e), /* Cortex-A57 */
> @@ -1901,6 +1934,21 @@ static struct amba_driver etm4x_amba_driver = {
> .id_table = etm4_ids,
> };
>
> +static const struct of_device_id etm4_sysreg_match[] = {
> + { .compatible = "arm,coresight-etm4x-sysreg" },
> + {}
> +};
> +
> +static struct platform_driver etm4_platform_driver = {
> + .probe = etm4_probe_platform_dev,
> + .remove = etm4_remove_platform_dev,
> + .driver = {
> + .name = "coresight-etm4x",
> + .of_match_table = etm4_sysreg_match,
> + .suppress_bind_attrs = true,
> + },
> +};
> +
> static int __init etm4x_init(void)
> {
> int ret;
> @@ -1913,16 +1961,26 @@ static int __init etm4x_init(void)
>
> ret = amba_driver_register(&etm4x_amba_driver);
> if (ret) {
> - pr_err("Error registering etm4x driver\n");
> - etm4_pm_clear();
> + pr_err("Error registering etm4x AMBA driver\n");
> + goto clear_pm;
> }
>
> + ret = platform_driver_register(&etm4_platform_driver);
> + if (!ret)
> + return 0;
> +
> + pr_err("Error registering etm4x platform driver\n");
> + amba_driver_unregister(&etm4x_amba_driver);
> +
> +clear_pm:
> + etm4_pm_clear();
> return ret;
> }
>
> static void __exit etm4x_exit(void)
> {
> amba_driver_unregister(&etm4x_amba_driver);
> + platform_driver_unregister(&etm4_platform_driver);
Good catch.
Reviewed-by: Mathieu Poirier <mathieu.poirier@linaro.org>
> etm4_pm_clear();
> }
>
> --
> 2.24.1
>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2021-01-08 0:57 UTC|newest]
Thread overview: 37+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-01-07 12:38 [PATCH v6 00/26] coresight: etm4x: Support for system instructions Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 01/26] coresight: etm4x: Handle access to TRCSSPCICRn Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 02/26] coresight: etm4x: Skip accessing TRCPDCR in save/restore Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 03/26] coresight: Introduce device access abstraction Suzuki K Poulose
2021-01-07 23:38 ` Mathieu Poirier
2021-01-07 12:38 ` [PATCH v6 04/26] coresight: tpiu: Prepare for using coresight " Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 05/26] coresight: Convert coresight_timeout to use " Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 06/26] coresight: Convert claim/disclaim operations to use access wrappers Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 07/26] coresight: etm4x: Always read the registers on the host CPU Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 08/26] coresight: etm4x: Convert all register accesses Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 09/26] coresight: etm4x: Add commentary on the registers Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 10/26] coresight: etm4x: Add sysreg access helpers Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 11/26] coresight: etm4x: Define DEVARCH register fields Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 12/26] coresight: etm4x: Check for Software Lock Suzuki K Poulose
2021-01-08 0:18 ` Mathieu Poirier
2021-01-07 12:38 ` [PATCH v6 13/26] coresight: etm4x: Cleanup secure exception level masks Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 14/26] coresight: etm4x: Clean up " Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 15/26] coresight: etm4x: Handle ETM architecture version Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 16/26] coresight: etm4x: Detect access early on the target CPU Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 17/26] coresight: etm4x: Use TRCDEVARCH for component discovery Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 18/26] coresight: etm4x: Expose trcdevarch via sysfs Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 19/26] coresight: etm4x: Add necessary synchronization for sysreg access Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 20/26] coresight: etm4x: Detect system instructions support Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 21/26] coresight: etm4x: Refactor probing routine Suzuki K Poulose
2021-01-08 0:38 ` Mathieu Poirier
2021-01-07 12:38 ` [PATCH v6 22/26] coresight: etm4x: Run arch feature detection on the CPU Suzuki K Poulose
2021-01-08 0:49 ` Mathieu Poirier
2021-01-07 12:38 ` [PATCH v6 23/26] coresight: etm4x: Add support for sysreg only devices Suzuki K Poulose
2021-01-08 0:55 ` Mathieu Poirier [this message]
2021-01-07 12:38 ` [PATCH v6 24/26] dts: bindings: coresight: ETM system register access only units Suzuki K Poulose
2021-01-07 12:38 ` [PATCH v6 25/26] arm64: Add TRFCR_ELx definitions Suzuki K Poulose
2021-01-08 1:01 ` Mathieu Poirier
2021-01-07 12:38 ` [PATCH v6 26/26] coresight: Add support for v8.4 SelfHosted tracing Suzuki K Poulose
2021-01-08 1:02 ` Mathieu Poirier
2021-01-08 1:09 ` [PATCH v6 00/26] coresight: etm4x: Support for system instructions Mathieu Poirier
2021-01-08 9:08 ` Suzuki K Poulose
2021-01-08 14:15 ` Suzuki K Poulose
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210108005530.GG43045@xps15 \
--to=mathieu.poirier@linaro.org \
--cc=anshuman.khandual@arm.com \
--cc=coresight@lists.linaro.org \
--cc=leo.yan@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mike.leach@linaro.org \
--cc=suzuki.poulose@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).