* [PATCH 0/6] Add CPUidle support for Tegra210
@ 2019-01-07 3:28 Joseph Lo
2019-01-07 3:28 ` [PATCH 1/6] dt-bindings: timer: add Tegra210 timer Joseph Lo
` (5 more replies)
0 siblings, 6 replies; 19+ messages in thread
From: Joseph Lo @ 2019-01-07 3:28 UTC (permalink / raw)
To: Thierry Reding, Jonathan Hunter; +Cc: linux-tegra, linux-arm-kernel, Joseph Lo
This patch series adds CPUidle support for Tegra210, which supports
power-down state (C7) for CPU cores. And due to arch timer cannot work
across CPU core power-down and power on reset signal event. We introduce
Tegra210 timer driver to work as clock event device. So it can be the
wake-up source of CPU cores when they idled in the power-down state.
Joseph Lo (6):
dt-bindings: timer: add Tegra210 timer
clocksource: tegra: add Tegra210 timer driver
arm64: dts: tegra210: fix timer node
arm64: dts: tegra210: add CPU idle states properties
arm64: dts: tegra210-p2180: Enable CPU idle support
arm64: dts: tegra210-smaug: Enable CPU idle support
.../bindings/timer/nvidia,tegra210-timer.txt | 25 ++
.../arm64/boot/dts/nvidia/tegra210-p2180.dtsi | 6 +
arch/arm64/boot/dts/nvidia/tegra210-smaug.dts | 7 +
arch/arm64/boot/dts/nvidia/tegra210.dtsi | 29 ++-
drivers/clocksource/Kconfig | 3 +
drivers/clocksource/Makefile | 1 +
drivers/clocksource/timer-tegra210.c | 240 ++++++++++++++++++
include/linux/cpuhotplug.h | 1 +
8 files changed, 305 insertions(+), 7 deletions(-)
create mode 100644 Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
create mode 100644 drivers/clocksource/timer-tegra210.c
--
2.20.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 19+ messages in thread
* [PATCH 1/6] dt-bindings: timer: add Tegra210 timer
2019-01-07 3:28 [PATCH 0/6] Add CPUidle support for Tegra210 Joseph Lo
@ 2019-01-07 3:28 ` Joseph Lo
2019-01-11 22:21 ` Rob Herring
2019-01-24 10:30 ` Jon Hunter
2019-01-07 3:28 ` [PATCH 2/6] clocksource: tegra: add Tegra210 timer driver Joseph Lo
` (4 subsequent siblings)
5 siblings, 2 replies; 19+ messages in thread
From: Joseph Lo @ 2019-01-07 3:28 UTC (permalink / raw)
To: Thierry Reding, Jonathan Hunter
Cc: devicetree, Daniel Lezcano, linux-kernel, Joseph Lo, linux-tegra,
Thomas Gleixner, linux-arm-kernel
The Tegra210 timer provides fourteen 29-bit timer counters and one 32-bit
timestamp counter. The TMRs run at either a fixed 1 MHz clock rate derived
from the oscillator clock (TMR0-TMR9) or directly at the oscillator clock
(TMR10-TMR13). Each TMR can be programmed to generate one-shot periodic,
or watchdog interrupts.
Cc: Daniel Lezcano <daniel.lezcano@linaro.org>
Cc: Thomas Gleixner <tglx@linutronix.de>
Cc: linux-kernel@vger.kernel.org
Cc: devicetree@vger.kernel.org
Signed-off-by: Joseph Lo <josephl@nvidia.com>
---
.../bindings/timer/nvidia,tegra210-timer.txt | 25 +++++++++++++++++++
1 file changed, 25 insertions(+)
create mode 100644 Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
diff --git a/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt b/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
new file mode 100644
index 000000000000..ba511220a669
--- /dev/null
+++ b/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
@@ -0,0 +1,25 @@
+NVIDIA Tegra210 timer
+
+The Tegra210 timer provides fourteen 29-bit timer counters and one 32-bit
+timestamp counter. The TMRs run at either a fixed 1 MHz clock rate derived
+from the oscillator clock (TMR0-TMR9) or directly at the oscillator clock
+(TMR10-TMR13). Each TMR can be programmed to generate one-shot, periodic,
+or watchdog interrupts.
+
+Required properties:
+- compatible : "nvidia,tegra210-timer".
+- reg : Specifies base physical address and size of the registers.
+- interrupts : A list of 4 interrupts; one per each of TMR10 through TMR13.
+- clocks : Must contain one entry, for the module clock.
+ See ../clocks/clock-bindings.txt for details.
+
+timer@60005000 {
+ compatible = "nvidia,tegra210-timer";
+ reg = <0x0 0x60005000 0x0 0x400>;
+ interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&tegra_car TEGRA210_CLK_TIMER>;
+ clock-names = "timer";
+};
--
2.20.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply related [flat|nested] 19+ messages in thread
* [PATCH 2/6] clocksource: tegra: add Tegra210 timer driver
2019-01-07 3:28 [PATCH 0/6] Add CPUidle support for Tegra210 Joseph Lo
2019-01-07 3:28 ` [PATCH 1/6] dt-bindings: timer: add Tegra210 timer Joseph Lo
@ 2019-01-07 3:28 ` Joseph Lo
2019-01-24 11:09 ` Jon Hunter
2019-01-07 3:28 ` [PATCH 3/6] arm64: dts: tegra210: fix timer node Joseph Lo
` (3 subsequent siblings)
5 siblings, 1 reply; 19+ messages in thread
From: Joseph Lo @ 2019-01-07 3:28 UTC (permalink / raw)
To: Thierry Reding, Jonathan Hunter
Cc: Daniel Lezcano, linux-kernel, Joseph Lo, linux-tegra,
Thomas Gleixner, linux-arm-kernel
Add support for the Tegra210 timer that runs at oscillator clock
(TMR10-TMR13). We need these timers to work as clock event device and to
replace the ARMv8 architected timer due to it can't survive across the
power cycle of the CPU core or CPUPORESET signal. So it can't be a wake-up
source when CPU suspends in power down state.
Based on the work of Antti P Miettinen <amiettinen@nvidia.com>
Cc: Daniel Lezcano <daniel.lezcano@linaro.org>
Cc: Thomas Gleixner <tglx@linutronix.de>
Cc: linux-kernel@vger.kernel.org
Signed-off-by: Joseph Lo <josephl@nvidia.com>
---
drivers/clocksource/Kconfig | 3 +
drivers/clocksource/Makefile | 1 +
drivers/clocksource/timer-tegra210.c | 240 +++++++++++++++++++++++++++
include/linux/cpuhotplug.h | 1 +
4 files changed, 245 insertions(+)
create mode 100644 drivers/clocksource/timer-tegra210.c
diff --git a/drivers/clocksource/Kconfig b/drivers/clocksource/Kconfig
index a9e26f6a81a1..e6e3e64b6320 100644
--- a/drivers/clocksource/Kconfig
+++ b/drivers/clocksource/Kconfig
@@ -135,6 +135,9 @@ config TEGRA_TIMER
help
Enables support for the Tegra driver.
+config TEGRA210_TIMER
+ def_bool ARCH_TEGRA_210_SOC
+
config VT8500_TIMER
bool "VT8500 timer driver" if COMPILE_TEST
depends on HAS_IOMEM
diff --git a/drivers/clocksource/Makefile b/drivers/clocksource/Makefile
index cdd210ff89ea..95de59c8a47b 100644
--- a/drivers/clocksource/Makefile
+++ b/drivers/clocksource/Makefile
@@ -36,6 +36,7 @@ obj-$(CONFIG_SUN4I_TIMER) += timer-sun4i.o
obj-$(CONFIG_SUN5I_HSTIMER) += timer-sun5i.o
obj-$(CONFIG_MESON6_TIMER) += timer-meson6.o
obj-$(CONFIG_TEGRA_TIMER) += timer-tegra20.o
+obj-$(CONFIG_TEGRA210_TIMER) += timer-tegra210.o
obj-$(CONFIG_VT8500_TIMER) += timer-vt8500.o
obj-$(CONFIG_NSPIRE_TIMER) += timer-zevio.o
obj-$(CONFIG_BCM_KONA_TIMER) += bcm_kona_timer.o
diff --git a/drivers/clocksource/timer-tegra210.c b/drivers/clocksource/timer-tegra210.c
new file mode 100644
index 000000000000..d88c127d3b3b
--- /dev/null
+++ b/drivers/clocksource/timer-tegra210.c
@@ -0,0 +1,240 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (c) 2014-2019, NVIDIA CORPORATION. All rights reserved.
+ */
+
+#include <linux/clk.h>
+#include <linux/clockchips.h>
+#include <linux/cpu.h>
+#include <linux/cpumask.h>
+#include <linux/err.h>
+#include <linux/interrupt.h>
+#include <linux/io.h>
+#include <linux/of_address.h>
+#include <linux/of_irq.h>
+#include <linux/percpu.h>
+#include <linux/syscore_ops.h>
+
+static u32 tegra210_timer_freq;
+static void __iomem *tegra210_timer_reg_base;
+static u32 usec_config;
+
+#define TIMER_PTV 0x0
+#define TIMER_PTV_EN BIT(31)
+#define TIMER_PTV_PER BIT(30)
+#define TIMER_PCR 0x4
+#define TIMER_PCR_INTR_CLR BIT(30)
+#define TIMERUS_CNTR_1US 0x10
+#define TIMERUS_USEC_CFG 0x14
+
+#define TIMER10_OFFSET 0x90
+
+#define TIMER_FOR_CPU(cpu) (TIMER10_OFFSET + (cpu) * 8)
+
+struct tegra210_clockevent {
+ struct clock_event_device evt;
+ char name[20];
+ void __iomem *reg_base;
+};
+#define to_tegra_cevt(p) (container_of(p, struct tegra210_clockevent, evt))
+
+static struct tegra210_clockevent __percpu *tegra210_evt;
+
+static int tegra210_timer_set_next_event(unsigned long cycles,
+ struct clock_event_device *evt)
+{
+ struct tegra210_clockevent *tevt;
+
+ tevt = to_tegra_cevt(evt);
+ writel(TIMER_PTV_EN |
+ ((cycles > 1) ? (cycles - 1) : 0), /* n+1 scheme */
+ tevt->reg_base + TIMER_PTV);
+
+ return 0;
+}
+
+static inline void timer_shutdown(struct tegra210_clockevent *tevt)
+{
+ writel(0, tevt->reg_base + TIMER_PTV);
+}
+
+static int tegra210_timer_shutdown(struct clock_event_device *evt)
+{
+ struct tegra210_clockevent *tevt;
+
+ tevt = to_tegra_cevt(evt);
+ timer_shutdown(tevt);
+
+ return 0;
+}
+
+static int tegra210_timer_set_periodic(struct clock_event_device *evt)
+{
+ struct tegra210_clockevent *tevt;
+
+ tevt = to_tegra_cevt(evt);
+ writel(TIMER_PTV_EN | TIMER_PTV_PER | ((tegra210_timer_freq / HZ) - 1),
+ tevt->reg_base + TIMER_PTV);
+
+ return 0;
+}
+
+static irqreturn_t tegra210_timer_isr(int irq, void *dev_id)
+{
+ struct tegra210_clockevent *tevt;
+
+ tevt = dev_id;
+ writel(TIMER_PCR_INTR_CLR, tevt->reg_base + TIMER_PCR);
+ tevt->evt.event_handler(&tevt->evt);
+
+ return IRQ_HANDLED;
+}
+
+static int tegra210_timer_setup(unsigned int cpu)
+{
+ struct tegra210_clockevent *tevt = per_cpu_ptr(tegra210_evt, cpu);
+
+ irq_force_affinity(tevt->evt.irq, cpumask_of(cpu));
+ enable_irq(tevt->evt.irq);
+
+ clockevents_config_and_register(&tevt->evt, tegra210_timer_freq,
+ 1, /* min */
+ 0x1fffffff); /* 29 bits */
+
+ return 0;
+}
+
+static int tegra210_timer_stop(unsigned int cpu)
+{
+ struct tegra210_clockevent *tevt = per_cpu_ptr(tegra210_evt, cpu);
+
+ tevt->evt.set_state_shutdown(&tevt->evt);
+ disable_irq_nosync(tevt->evt.irq);
+
+ return 0;
+}
+
+static int tegra_timer_suspend(void)
+{
+ int cpu;
+
+ for_each_possible_cpu(cpu) {
+ void __iomem *reg_base = tegra210_timer_reg_base +
+ TIMER_FOR_CPU(cpu);
+ writel(TIMER_PCR_INTR_CLR, reg_base + TIMER_PCR);
+ }
+
+ return 0;
+}
+
+static void tegra_timer_resume(void)
+{
+ writel(usec_config, tegra210_timer_reg_base + TIMERUS_USEC_CFG);
+}
+
+static struct syscore_ops tegra_timer_syscore_ops = {
+ .suspend = tegra_timer_suspend,
+ .resume = tegra_timer_resume,
+};
+
+static int __init tegra210_timer_init(struct device_node *np)
+{
+ int cpu, ret;
+ struct tegra210_clockevent *tevt;
+ struct clk *clk;
+
+ tegra210_evt = alloc_percpu(struct tegra210_clockevent);
+ if (!tegra210_evt)
+ return -ENOMEM;
+
+ tegra210_timer_reg_base = of_iomap(np, 0);
+ if (!tegra210_timer_reg_base)
+ return -ENXIO;
+
+ clk = of_clk_get(np, 0);
+ if (IS_ERR(clk))
+ return -EINVAL;
+
+ clk_prepare_enable(clk);
+ tegra210_timer_freq = clk_get_rate(clk);
+
+ for_each_possible_cpu(cpu) {
+ tevt = per_cpu_ptr(tegra210_evt, cpu);
+ tevt->reg_base = tegra210_timer_reg_base + TIMER_FOR_CPU(cpu);
+ tevt->evt.irq = irq_of_parse_and_map(np, cpu);
+ if (!tevt->evt.irq) {
+ pr_err("%s: can't map IRQ for CPU%d\n",
+ __func__, cpu);
+ return -EINVAL;
+ }
+
+ snprintf(tevt->name, ARRAY_SIZE(tevt->name),
+ "tegra210_timer%d", cpu);
+ tevt->evt.name = tevt->name;
+ tevt->evt.cpumask = cpumask_of(cpu);
+ tevt->evt.set_next_event = tegra210_timer_set_next_event;
+ tevt->evt.set_state_shutdown = tegra210_timer_shutdown;
+ tevt->evt.set_state_periodic = tegra210_timer_set_periodic;
+ tevt->evt.set_state_oneshot = tegra210_timer_shutdown;
+ tevt->evt.tick_resume = tegra210_timer_shutdown;
+ tevt->evt.features = CLOCK_EVT_FEAT_PERIODIC |
+ CLOCK_EVT_FEAT_ONESHOT;
+ tevt->evt.rating = 460;
+
+ irq_set_status_flags(tevt->evt.irq, IRQ_NOAUTOEN);
+ ret = request_irq(tevt->evt.irq, tegra210_timer_isr,
+ IRQF_TIMER | IRQF_NOBALANCING,
+ tevt->name, tevt);
+ if (ret) {
+ pr_err("%s: cannot setup irq %d for CPU%d\n",
+ __func__, tevt->evt.irq, cpu);
+ return -EINVAL;
+ }
+ }
+
+ /*
+ * Configure microsecond timers to have 1MHz clock
+ * Config register is 0xqqww, where qq is "dividend", ww is "divisor"
+ * Uses n+1 scheme
+ */
+ switch (tegra210_timer_freq) {
+ case 12000000:
+ usec_config = 0x000b; /* (11+1)/(0+1) */
+ break;
+ case 12800000:
+ usec_config = 0x043f; /* (63+1)/(4+1) */
+ break;
+ case 13000000:
+ usec_config = 0x000c; /* (12+1)/(0+1) */
+ break;
+ case 16800000:
+ usec_config = 0x0453; /* (83+1)/(4+1) */
+ break;
+ case 19200000:
+ usec_config = 0x045f; /* (95+1)/(4+1) */
+ break;
+ case 26000000:
+ usec_config = 0x0019; /* (25+1)/(0+1) */
+ break;
+ case 38400000:
+ usec_config = 0x04bf; /* (191+1)/(4+1) */
+ break;
+ case 48000000:
+ usec_config = 0x002f; /* (47+1)/(0+1) */
+ break;
+ default:
+ return -EINVAL;
+ }
+
+ writel(usec_config, tegra210_timer_reg_base + TIMERUS_USEC_CFG);
+
+ cpuhp_setup_state(CPUHP_AP_TEGRA_TIMER_STARTING,
+ "AP_TEGRA_TIMER_STARTING", tegra210_timer_setup,
+ tegra210_timer_stop);
+
+ register_syscore_ops(&tegra_timer_syscore_ops);
+
+ return 0;
+}
+
+TIMER_OF_DECLARE(tegra210_timer, "nvidia,tegra210-timer", tegra210_timer_init);
diff --git a/include/linux/cpuhotplug.h b/include/linux/cpuhotplug.h
index fd586d0301e7..e78281d07b70 100644
--- a/include/linux/cpuhotplug.h
+++ b/include/linux/cpuhotplug.h
@@ -121,6 +121,7 @@ enum cpuhp_state {
CPUHP_AP_EXYNOS4_MCT_TIMER_STARTING,
CPUHP_AP_ARM_TWD_STARTING,
CPUHP_AP_QCOM_TIMER_STARTING,
+ CPUHP_AP_TEGRA_TIMER_STARTING,
CPUHP_AP_ARMADA_TIMER_STARTING,
CPUHP_AP_MARCO_TIMER_STARTING,
CPUHP_AP_MIPS_GIC_TIMER_STARTING,
--
2.20.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply related [flat|nested] 19+ messages in thread
* [PATCH 3/6] arm64: dts: tegra210: fix timer node
2019-01-07 3:28 [PATCH 0/6] Add CPUidle support for Tegra210 Joseph Lo
2019-01-07 3:28 ` [PATCH 1/6] dt-bindings: timer: add Tegra210 timer Joseph Lo
2019-01-07 3:28 ` [PATCH 2/6] clocksource: tegra: add Tegra210 timer driver Joseph Lo
@ 2019-01-07 3:28 ` Joseph Lo
2019-01-24 11:16 ` Jon Hunter
2019-01-07 3:28 ` [PATCH 4/6] arm64: dts: tegra210: add CPU idle states properties Joseph Lo
` (2 subsequent siblings)
5 siblings, 1 reply; 19+ messages in thread
From: Joseph Lo @ 2019-01-07 3:28 UTC (permalink / raw)
To: Thierry Reding, Jonathan Hunter; +Cc: linux-tegra, linux-arm-kernel, Joseph Lo
Fix timer node to make it work with Tegra210 timer driver. And backward
compatible with the Tegra watchdog driver.
Signed-off-by: Joseph Lo <josephl@nvidia.com>
---
arch/arm64/boot/dts/nvidia/tegra210.dtsi | 12 +++++-------
1 file changed, 5 insertions(+), 7 deletions(-)
diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
index b5858b5ea052..143bd103c923 100644
--- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
@@ -384,14 +384,12 @@
};
timer@60005000 {
- compatible = "nvidia,tegra210-timer", "nvidia,tegra20-timer";
+ compatible = "nvidia,tegra210-timer", "nvidia,tegra30-timer";
reg = <0x0 0x60005000 0x0 0x400>;
- interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
+ interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&tegra_car TEGRA210_CLK_TIMER>;
clock-names = "timer";
};
--
2.20.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply related [flat|nested] 19+ messages in thread
* [PATCH 4/6] arm64: dts: tegra210: add CPU idle states properties
2019-01-07 3:28 [PATCH 0/6] Add CPUidle support for Tegra210 Joseph Lo
` (2 preceding siblings ...)
2019-01-07 3:28 ` [PATCH 3/6] arm64: dts: tegra210: fix timer node Joseph Lo
@ 2019-01-07 3:28 ` Joseph Lo
2019-01-24 11:21 ` Jon Hunter
2019-01-07 3:28 ` [PATCH 5/6] arm64: dts: tegra210-p2180: Enable CPU idle support Joseph Lo
2019-01-07 3:28 ` [PATCH 6/6] arm64: dts: tegra210-smaug: " Joseph Lo
5 siblings, 1 reply; 19+ messages in thread
From: Joseph Lo @ 2019-01-07 3:28 UTC (permalink / raw)
To: Thierry Reding, Jonathan Hunter; +Cc: linux-tegra, linux-arm-kernel, Joseph Lo
Add idle states properties for generic ARM CPU idle driver. This
includes a C7 state which is the power down state of CPU cores.
Signed-off-by: Joseph Lo <josephl@nvidia.com>
---
Note:
This dt patch depends on the DT changes in below series.
http://patchwork.ozlabs.org/project/linux-tegra/list/?series=84380
---
arch/arm64/boot/dts/nvidia/tegra210.dtsi | 17 +++++++++++++++++
1 file changed, 17 insertions(+)
diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
index 143bd103c923..b583d3065946 100644
--- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
@@ -1308,24 +1308,41 @@
<&dfll>;
clock-names = "cpu_g", "pll_x", "pll_p", "dfll";
clock-latency = <300000>;
+ cpu-idle-states = <&C7>;
};
cpu@1 {
device_type = "cpu";
compatible = "arm,cortex-a57";
reg = <1>;
+ cpu-idle-states = <&C7>;
};
cpu@2 {
device_type = "cpu";
compatible = "arm,cortex-a57";
reg = <2>;
+ cpu-idle-states = <&C7>;
};
cpu@3 {
device_type = "cpu";
compatible = "arm,cortex-a57";
reg = <3>;
+ cpu-idle-states = <&C7>;
+ };
+
+ idle-states {
+ entry-method = "psci";
+
+ C7: c7 {
+ compatible = "arm,idle-state";
+ arm,psci-suspend-param = <0x40000007>;
+ wakeup-latency-us = <130>;
+ min-residency-us = <1000>;
+ idle-state-name = "c7-cpu-powergated";
+ status = "disabled";
+ };
};
};
--
2.20.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply related [flat|nested] 19+ messages in thread
* [PATCH 5/6] arm64: dts: tegra210-p2180: Enable CPU idle support
2019-01-07 3:28 [PATCH 0/6] Add CPUidle support for Tegra210 Joseph Lo
` (3 preceding siblings ...)
2019-01-07 3:28 ` [PATCH 4/6] arm64: dts: tegra210: add CPU idle states properties Joseph Lo
@ 2019-01-07 3:28 ` Joseph Lo
2019-01-07 3:28 ` [PATCH 6/6] arm64: dts: tegra210-smaug: " Joseph Lo
5 siblings, 0 replies; 19+ messages in thread
From: Joseph Lo @ 2019-01-07 3:28 UTC (permalink / raw)
To: Thierry Reding, Jonathan Hunter; +Cc: linux-tegra, linux-arm-kernel, Joseph Lo
Enable CPU idle support for Jetson TX1 platform.
Signed-off-by: Joseph Lo <josephl@nvidia.com>
---
arch/arm64/boot/dts/nvidia/tegra210-p2180.dtsi | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/arch/arm64/boot/dts/nvidia/tegra210-p2180.dtsi b/arch/arm64/boot/dts/nvidia/tegra210-p2180.dtsi
index 053458a5db55..d1a492c63e96 100644
--- a/arch/arm64/boot/dts/nvidia/tegra210-p2180.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra210-p2180.dtsi
@@ -305,6 +305,12 @@
cpu@3 {
enable-method = "psci";
};
+
+ idle-states {
+ c7 {
+ status = "okay";
+ };
+ };
};
psci {
--
2.20.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply related [flat|nested] 19+ messages in thread
* [PATCH 6/6] arm64: dts: tegra210-smaug: Enable CPU idle support
2019-01-07 3:28 [PATCH 0/6] Add CPUidle support for Tegra210 Joseph Lo
` (4 preceding siblings ...)
2019-01-07 3:28 ` [PATCH 5/6] arm64: dts: tegra210-p2180: Enable CPU idle support Joseph Lo
@ 2019-01-07 3:28 ` Joseph Lo
5 siblings, 0 replies; 19+ messages in thread
From: Joseph Lo @ 2019-01-07 3:28 UTC (permalink / raw)
To: Thierry Reding, Jonathan Hunter; +Cc: linux-tegra, linux-arm-kernel, Joseph Lo
Enable CPU idle support for Smaug platform.
Signed-off-by: Joseph Lo <josephl@nvidia.com>
---
arch/arm64/boot/dts/nvidia/tegra210-smaug.dts | 7 +++++++
1 file changed, 7 insertions(+)
diff --git a/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts b/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts
index 5a67890cfb7a..da0eb4530acf 100644
--- a/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts
+++ b/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts
@@ -1751,6 +1751,13 @@
cpu@3 {
enable-method = "psci";
};
+
+ idle-states {
+ c7 {
+ arm,psci-suspend-param = <0x00010007>;
+ status = "okay";
+ };
+ };
};
gpio-keys {
--
2.20.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply related [flat|nested] 19+ messages in thread
* Re: [PATCH 1/6] dt-bindings: timer: add Tegra210 timer
2019-01-07 3:28 ` [PATCH 1/6] dt-bindings: timer: add Tegra210 timer Joseph Lo
@ 2019-01-11 22:21 ` Rob Herring
2019-01-24 10:30 ` Jon Hunter
1 sibling, 0 replies; 19+ messages in thread
From: Rob Herring @ 2019-01-11 22:21 UTC (permalink / raw)
To: Joseph Lo
Cc: devicetree, Daniel Lezcano, linux-kernel, Jonathan Hunter,
Thierry Reding, Joseph Lo, linux-tegra, Thomas Gleixner,
linux-arm-kernel
On Mon, 7 Jan 2019 11:28:05 +0800, Joseph Lo wrote:
> The Tegra210 timer provides fourteen 29-bit timer counters and one 32-bit
> timestamp counter. The TMRs run at either a fixed 1 MHz clock rate derived
> from the oscillator clock (TMR0-TMR9) or directly at the oscillator clock
> (TMR10-TMR13). Each TMR can be programmed to generate one-shot periodic,
> or watchdog interrupts.
>
> Cc: Daniel Lezcano <daniel.lezcano@linaro.org>
> Cc: Thomas Gleixner <tglx@linutronix.de>
> Cc: linux-kernel@vger.kernel.org
> Cc: devicetree@vger.kernel.org
> Signed-off-by: Joseph Lo <josephl@nvidia.com>
> ---
> .../bindings/timer/nvidia,tegra210-timer.txt | 25 +++++++++++++++++++
> 1 file changed, 25 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
>
Reviewed-by: Rob Herring <robh@kernel.org>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH 1/6] dt-bindings: timer: add Tegra210 timer
2019-01-07 3:28 ` [PATCH 1/6] dt-bindings: timer: add Tegra210 timer Joseph Lo
2019-01-11 22:21 ` Rob Herring
@ 2019-01-24 10:30 ` Jon Hunter
2019-01-25 3:23 ` Joseph Lo
1 sibling, 1 reply; 19+ messages in thread
From: Jon Hunter @ 2019-01-24 10:30 UTC (permalink / raw)
To: Joseph Lo, Thierry Reding
Cc: devicetree, Daniel Lezcano, linux-kernel, linux-tegra,
Thomas Gleixner, linux-arm-kernel
On 07/01/2019 03:28, Joseph Lo wrote:
> The Tegra210 timer provides fourteen 29-bit timer counters and one 32-bit
> timestamp counter. The TMRs run at either a fixed 1 MHz clock rate derived
> from the oscillator clock (TMR0-TMR9) or directly at the oscillator clock
> (TMR10-TMR13). Each TMR can be programmed to generate one-shot periodic,
> or watchdog interrupts.
>
> Cc: Daniel Lezcano <daniel.lezcano@linaro.org>
> Cc: Thomas Gleixner <tglx@linutronix.de>
> Cc: linux-kernel@vger.kernel.org
> Cc: devicetree@vger.kernel.org
> Signed-off-by: Joseph Lo <josephl@nvidia.com>
> ---
> .../bindings/timer/nvidia,tegra210-timer.txt | 25 +++++++++++++++++++
> 1 file changed, 25 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
>
> diff --git a/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt b/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
> new file mode 100644
> index 000000000000..ba511220a669
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
> @@ -0,0 +1,25 @@
> +NVIDIA Tegra210 timer
> +
> +The Tegra210 timer provides fourteen 29-bit timer counters and one 32-bit
> +timestamp counter. The TMRs run at either a fixed 1 MHz clock rate derived
> +from the oscillator clock (TMR0-TMR9) or directly at the oscillator clock
> +(TMR10-TMR13). Each TMR can be programmed to generate one-shot, periodic,
> +or watchdog interrupts.
> +
> +Required properties:
> +- compatible : "nvidia,tegra210-timer".
> +- reg : Specifies base physical address and size of the registers.
> +- interrupts : A list of 4 interrupts; one per each of TMR10 through TMR13.
Why do we only add the interrupts for TMR10 - TMR13? What about the others?
Cheers
Jon
--
nvpublic
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH 2/6] clocksource: tegra: add Tegra210 timer driver
2019-01-07 3:28 ` [PATCH 2/6] clocksource: tegra: add Tegra210 timer driver Joseph Lo
@ 2019-01-24 11:09 ` Jon Hunter
2019-01-25 4:12 ` Joseph Lo
0 siblings, 1 reply; 19+ messages in thread
From: Jon Hunter @ 2019-01-24 11:09 UTC (permalink / raw)
To: Joseph Lo, Thierry Reding
Cc: linux-tegra, Thomas Gleixner, Daniel Lezcano, linux-kernel,
linux-arm-kernel
On 07/01/2019 03:28, Joseph Lo wrote:
> Add support for the Tegra210 timer that runs at oscillator clock
> (TMR10-TMR13). We need these timers to work as clock event device and to
> replace the ARMv8 architected timer due to it can't survive across the
> power cycle of the CPU core or CPUPORESET signal. So it can't be a wake-up
> source when CPU suspends in power down state.
>
> Based on the work of Antti P Miettinen <amiettinen@nvidia.com>
>
> Cc: Daniel Lezcano <daniel.lezcano@linaro.org>
> Cc: Thomas Gleixner <tglx@linutronix.de>
> Cc: linux-kernel@vger.kernel.org
> Signed-off-by: Joseph Lo <josephl@nvidia.com>
> ---
> drivers/clocksource/Kconfig | 3 +
> drivers/clocksource/Makefile | 1 +
> drivers/clocksource/timer-tegra210.c | 240 +++++++++++++++++++++++++++
> include/linux/cpuhotplug.h | 1 +
> 4 files changed, 245 insertions(+)
> create mode 100644 drivers/clocksource/timer-tegra210.c
>
> diff --git a/drivers/clocksource/Kconfig b/drivers/clocksource/Kconfig
> index a9e26f6a81a1..e6e3e64b6320 100644
> --- a/drivers/clocksource/Kconfig
> +++ b/drivers/clocksource/Kconfig
> @@ -135,6 +135,9 @@ config TEGRA_TIMER
> help
> Enables support for the Tegra driver.
>
> +config TEGRA210_TIMER
> + def_bool ARCH_TEGRA_210_SOC
> +
> config VT8500_TIMER
> bool "VT8500 timer driver" if COMPILE_TEST
> depends on HAS_IOMEM
> diff --git a/drivers/clocksource/Makefile b/drivers/clocksource/Makefile
> index cdd210ff89ea..95de59c8a47b 100644
> --- a/drivers/clocksource/Makefile
> +++ b/drivers/clocksource/Makefile
> @@ -36,6 +36,7 @@ obj-$(CONFIG_SUN4I_TIMER) += timer-sun4i.o
> obj-$(CONFIG_SUN5I_HSTIMER) += timer-sun5i.o
> obj-$(CONFIG_MESON6_TIMER) += timer-meson6.o
> obj-$(CONFIG_TEGRA_TIMER) += timer-tegra20.o
> +obj-$(CONFIG_TEGRA210_TIMER) += timer-tegra210.o
> obj-$(CONFIG_VT8500_TIMER) += timer-vt8500.o
> obj-$(CONFIG_NSPIRE_TIMER) += timer-zevio.o
> obj-$(CONFIG_BCM_KONA_TIMER) += bcm_kona_timer.o
> diff --git a/drivers/clocksource/timer-tegra210.c b/drivers/clocksource/timer-tegra210.c
> new file mode 100644
> index 000000000000..d88c127d3b3b
> --- /dev/null
> +++ b/drivers/clocksource/timer-tegra210.c
> @@ -0,0 +1,240 @@
> +// SPDX-License-Identifier: GPL-2.0
> +/*
> + * Copyright (c) 2014-2019, NVIDIA CORPORATION. All rights reserved.
> + */
> +
> +#include <linux/clk.h>
> +#include <linux/clockchips.h>
> +#include <linux/cpu.h>
> +#include <linux/cpumask.h>
> +#include <linux/err.h>
> +#include <linux/interrupt.h>
> +#include <linux/io.h>
> +#include <linux/of_address.h>
> +#include <linux/of_irq.h>
> +#include <linux/percpu.h>
> +#include <linux/syscore_ops.h>
> +
> +static u32 tegra210_timer_freq;
> +static void __iomem *tegra210_timer_reg_base;
> +static u32 usec_config;
> +
> +#define TIMER_PTV 0x0
> +#define TIMER_PTV_EN BIT(31)
> +#define TIMER_PTV_PER BIT(30)
> +#define TIMER_PCR 0x4
> +#define TIMER_PCR_INTR_CLR BIT(30)
> +#define TIMERUS_CNTR_1US 0x10
> +#define TIMERUS_USEC_CFG 0x14
> +
> +#define TIMER10_OFFSET 0x90
> +
> +#define TIMER_FOR_CPU(cpu) (TIMER10_OFFSET + (cpu) * 8)
> +
> +struct tegra210_clockevent {
> + struct clock_event_device evt;
> + char name[20];
> + void __iomem *reg_base;
> +};
> +#define to_tegra_cevt(p) (container_of(p, struct tegra210_clockevent, evt))
> +
> +static struct tegra210_clockevent __percpu *tegra210_evt;
> +
> +static int tegra210_timer_set_next_event(unsigned long cycles,
> + struct clock_event_device *evt)
> +{
> + struct tegra210_clockevent *tevt;
> +
> + tevt = to_tegra_cevt(evt);
> + writel(TIMER_PTV_EN |
> + ((cycles > 1) ? (cycles - 1) : 0), /* n+1 scheme */
> + tevt->reg_base + TIMER_PTV);
> +
> + return 0;
> +}
> +
> +static inline void timer_shutdown(struct tegra210_clockevent *tevt)
> +{
> + writel(0, tevt->reg_base + TIMER_PTV);
> +}
> +
> +static int tegra210_timer_shutdown(struct clock_event_device *evt)
> +{
> + struct tegra210_clockevent *tevt;
> +
> + tevt = to_tegra_cevt(evt);
> + timer_shutdown(tevt);
> +
> + return 0;
> +}
> +
> +static int tegra210_timer_set_periodic(struct clock_event_device *evt)
> +{
> + struct tegra210_clockevent *tevt;
> +
> + tevt = to_tegra_cevt(evt);
> + writel(TIMER_PTV_EN | TIMER_PTV_PER | ((tegra210_timer_freq / HZ) - 1),
> + tevt->reg_base + TIMER_PTV);
> +
> + return 0;
> +}
> +
> +static irqreturn_t tegra210_timer_isr(int irq, void *dev_id)
> +{
> + struct tegra210_clockevent *tevt;
> +
> + tevt = dev_id;
> + writel(TIMER_PCR_INTR_CLR, tevt->reg_base + TIMER_PCR);
> + tevt->evt.event_handler(&tevt->evt);
> +
> + return IRQ_HANDLED;
> +}
> +
> +static int tegra210_timer_setup(unsigned int cpu)
> +{
> + struct tegra210_clockevent *tevt = per_cpu_ptr(tegra210_evt, cpu);
> +
> + irq_force_affinity(tevt->evt.irq, cpumask_of(cpu));
> + enable_irq(tevt->evt.irq);
> +
> + clockevents_config_and_register(&tevt->evt, tegra210_timer_freq,
> + 1, /* min */
> + 0x1fffffff); /* 29 bits */
> +
> + return 0;
> +}
> +
> +static int tegra210_timer_stop(unsigned int cpu)
> +{
> + struct tegra210_clockevent *tevt = per_cpu_ptr(tegra210_evt, cpu);
> +
> + tevt->evt.set_state_shutdown(&tevt->evt);
> + disable_irq_nosync(tevt->evt.irq);
> +
> + return 0;
> +}
> +
> +static int tegra_timer_suspend(void)
> +{
> + int cpu;
> +
> + for_each_possible_cpu(cpu) {
> + void __iomem *reg_base = tegra210_timer_reg_base +
> + TIMER_FOR_CPU(cpu);
> + writel(TIMER_PCR_INTR_CLR, reg_base + TIMER_PCR);
> + }
> +
> + return 0;
> +}
> +
> +static void tegra_timer_resume(void)
> +{
> + writel(usec_config, tegra210_timer_reg_base + TIMERUS_USEC_CFG);
> +}
> +
> +static struct syscore_ops tegra_timer_syscore_ops = {
> + .suspend = tegra_timer_suspend,
> + .resume = tegra_timer_resume,
> +};
> +
> +static int __init tegra210_timer_init(struct device_node *np)
> +{
> + int cpu, ret;
> + struct tegra210_clockevent *tevt;
> + struct clk *clk;
> +
> + tegra210_evt = alloc_percpu(struct tegra210_clockevent);
> + if (!tegra210_evt)
> + return -ENOMEM;
> +
> + tegra210_timer_reg_base = of_iomap(np, 0);
> + if (!tegra210_timer_reg_base)
> + return -ENXIO;
> +
> + clk = of_clk_get(np, 0);
> + if (IS_ERR(clk))
> + return -EINVAL;
> +
> + clk_prepare_enable(clk);
> + tegra210_timer_freq = clk_get_rate(clk);
> +
> + for_each_possible_cpu(cpu) {
> + tevt = per_cpu_ptr(tegra210_evt, cpu);
> + tevt->reg_base = tegra210_timer_reg_base + TIMER_FOR_CPU(cpu);
> + tevt->evt.irq = irq_of_parse_and_map(np, cpu);
> + if (!tevt->evt.irq) {
> + pr_err("%s: can't map IRQ for CPU%d\n",
> + __func__, cpu);
> + return -EINVAL;
> + }
> +
> + snprintf(tevt->name, ARRAY_SIZE(tevt->name),
> + "tegra210_timer%d", cpu);
> + tevt->evt.name = tevt->name;
> + tevt->evt.cpumask = cpumask_of(cpu);
> + tevt->evt.set_next_event = tegra210_timer_set_next_event;
> + tevt->evt.set_state_shutdown = tegra210_timer_shutdown;
> + tevt->evt.set_state_periodic = tegra210_timer_set_periodic;
> + tevt->evt.set_state_oneshot = tegra210_timer_shutdown;
> + tevt->evt.tick_resume = tegra210_timer_shutdown;
> + tevt->evt.features = CLOCK_EVT_FEAT_PERIODIC |
> + CLOCK_EVT_FEAT_ONESHOT;
> + tevt->evt.rating = 460;
> +
> + irq_set_status_flags(tevt->evt.irq, IRQ_NOAUTOEN);
> + ret = request_irq(tevt->evt.irq, tegra210_timer_isr,
> + IRQF_TIMER | IRQF_NOBALANCING,
> + tevt->name, tevt);
> + if (ret) {
> + pr_err("%s: cannot setup irq %d for CPU%d\n",
> + __func__, tevt->evt.irq, cpu);
> + return -EINVAL;
> + }
> + }
> +
> + /*
> + * Configure microsecond timers to have 1MHz clock
> + * Config register is 0xqqww, where qq is "dividend", ww is "divisor"
> + * Uses n+1 scheme
> + */
> + switch (tegra210_timer_freq) {
> + case 12000000:
> + usec_config = 0x000b; /* (11+1)/(0+1) */
> + break;
> + case 12800000:
> + usec_config = 0x043f; /* (63+1)/(4+1) */
> + break;
> + case 13000000:
> + usec_config = 0x000c; /* (12+1)/(0+1) */
> + break;
> + case 16800000:
> + usec_config = 0x0453; /* (83+1)/(4+1) */
> + break;
> + case 19200000:
> + usec_config = 0x045f; /* (95+1)/(4+1) */
> + break;
> + case 26000000:
> + usec_config = 0x0019; /* (25+1)/(0+1) */
> + break;
> + case 38400000:
> + usec_config = 0x04bf; /* (191+1)/(4+1) */
> + break;
> + case 48000000:
> + usec_config = 0x002f; /* (47+1)/(0+1) */
> + break;
> + default:
> + return -EINVAL;
> + }
> +
> + writel(usec_config, tegra210_timer_reg_base + TIMERUS_USEC_CFG);
> +
> + cpuhp_setup_state(CPUHP_AP_TEGRA_TIMER_STARTING,
> + "AP_TEGRA_TIMER_STARTING", tegra210_timer_setup,
> + tegra210_timer_stop);
> +
> + register_syscore_ops(&tegra_timer_syscore_ops);
> +
> + return 0;
> +}
A couple comments with the above init function ...
1. Does not appear to clean-up after itself on error.
2. What about the other TMRs? Do we have any use for these?
Cheers
Jon
--
nvpublic
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH 3/6] arm64: dts: tegra210: fix timer node
2019-01-07 3:28 ` [PATCH 3/6] arm64: dts: tegra210: fix timer node Joseph Lo
@ 2019-01-24 11:16 ` Jon Hunter
2019-01-25 3:56 ` Joseph Lo
0 siblings, 1 reply; 19+ messages in thread
From: Jon Hunter @ 2019-01-24 11:16 UTC (permalink / raw)
To: Joseph Lo, Thierry Reding; +Cc: linux-tegra, linux-arm-kernel
On 07/01/2019 03:28, Joseph Lo wrote:
> Fix timer node to make it work with Tegra210 timer driver. And backward
> compatible with the Tegra watchdog driver.
>
> Signed-off-by: Joseph Lo <josephl@nvidia.com>
> ---
> arch/arm64/boot/dts/nvidia/tegra210.dtsi | 12 +++++-------
> 1 file changed, 5 insertions(+), 7 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
> index b5858b5ea052..143bd103c923 100644
> --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
> +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
> @@ -384,14 +384,12 @@
> };
>
> timer@60005000 {
> - compatible = "nvidia,tegra210-timer", "nvidia,tegra20-timer";
> + compatible = "nvidia,tegra210-timer", "nvidia,tegra30-timer";
> reg = <0x0 0x60005000 0x0 0x400>;
> - interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
> - <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
> - <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
> - <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>,
> - <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
> - <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
> + interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH>;
> clocks = <&tegra_car TEGRA210_CLK_TIMER>;
> clock-names = "timer";
> };
Hmmm ... I can't say I understand this. So now the timer devices are
compatible with two different drivers?
Begs the question why did we not just extend the existing tegra20-timer
rather than adding a new one?
Also you did not explain why we make them compatible with the watchdog
driver? We have other watchdogs timer and so why do we need to make them
compatible?
Cheers
Jon
--
nvpublic
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH 4/6] arm64: dts: tegra210: add CPU idle states properties
2019-01-07 3:28 ` [PATCH 4/6] arm64: dts: tegra210: add CPU idle states properties Joseph Lo
@ 2019-01-24 11:21 ` Jon Hunter
2019-01-25 3:58 ` Joseph Lo
0 siblings, 1 reply; 19+ messages in thread
From: Jon Hunter @ 2019-01-24 11:21 UTC (permalink / raw)
To: Joseph Lo, Thierry Reding; +Cc: linux-tegra, linux-arm-kernel
On 07/01/2019 03:28, Joseph Lo wrote:
> Add idle states properties for generic ARM CPU idle driver. This
> includes a C7 state which is the power down state of CPU cores.
>
> Signed-off-by: Joseph Lo <josephl@nvidia.com>
> ---
> Note:
> This dt patch depends on the DT changes in below series.
> http://patchwork.ozlabs.org/project/linux-tegra/list/?series=84380
> ---
> arch/arm64/boot/dts/nvidia/tegra210.dtsi | 17 +++++++++++++++++
> 1 file changed, 17 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
> index 143bd103c923..b583d3065946 100644
> --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
> +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
> @@ -1308,24 +1308,41 @@
> <&dfll>;
> clock-names = "cpu_g", "pll_x", "pll_p", "dfll";
> clock-latency = <300000>;
> + cpu-idle-states = <&C7>;
> };
>
> cpu@1 {
> device_type = "cpu";
> compatible = "arm,cortex-a57";
> reg = <1>;
> + cpu-idle-states = <&C7>;
> };
>
> cpu@2 {
> device_type = "cpu";
> compatible = "arm,cortex-a57";
> reg = <2>;
> + cpu-idle-states = <&C7>;
> };
>
> cpu@3 {
> device_type = "cpu";
> compatible = "arm,cortex-a57";
> reg = <3>;
> + cpu-idle-states = <&C7>;
> + };
> +
> + idle-states {
> + entry-method = "psci";
> +
> + C7: c7 {
> + compatible = "arm,idle-state";
> + arm,psci-suspend-param = <0x40000007>;
> + wakeup-latency-us = <130>;
> + min-residency-us = <1000>;
> + idle-state-name = "c7-cpu-powergated";
> + status = "disabled";
> + };
> };
> };
The binding doc says that both 'entry-latency-us' and 'exit-latency-us'
properties are required. Are we able to populate these?
Cheers
Jon
--
nvpublic
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH 1/6] dt-bindings: timer: add Tegra210 timer
2019-01-24 10:30 ` Jon Hunter
@ 2019-01-25 3:23 ` Joseph Lo
2019-01-25 12:01 ` Jon Hunter
0 siblings, 1 reply; 19+ messages in thread
From: Joseph Lo @ 2019-01-25 3:23 UTC (permalink / raw)
To: Jon Hunter, Thierry Reding
Cc: devicetree, Daniel Lezcano, linux-kernel, linux-tegra,
Thomas Gleixner, linux-arm-kernel
Hi Jon,
Thanks for reviewing.
On 1/24/19 6:30 PM, Jon Hunter wrote:
>
> On 07/01/2019 03:28, Joseph Lo wrote:
>> The Tegra210 timer provides fourteen 29-bit timer counters and one 32-bit
>> timestamp counter. The TMRs run at either a fixed 1 MHz clock rate derived
>> from the oscillator clock (TMR0-TMR9) or directly at the oscillator clock
>> (TMR10-TMR13). Each TMR can be programmed to generate one-shot periodic,
>> or watchdog interrupts.
>>
>> Cc: Daniel Lezcano <daniel.lezcano@linaro.org>
>> Cc: Thomas Gleixner <tglx@linutronix.de>
>> Cc: linux-kernel@vger.kernel.org
>> Cc: devicetree@vger.kernel.org
>> Signed-off-by: Joseph Lo <josephl@nvidia.com>
>> ---
>> .../bindings/timer/nvidia,tegra210-timer.txt | 25 +++++++++++++++++++
>> 1 file changed, 25 insertions(+)
>> create mode 100644 Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
>>
>> diff --git a/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt b/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
>> new file mode 100644
>> index 000000000000..ba511220a669
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
>> @@ -0,0 +1,25 @@
>> +NVIDIA Tegra210 timer
>> +
>> +The Tegra210 timer provides fourteen 29-bit timer counters and one 32-bit
>> +timestamp counter. The TMRs run at either a fixed 1 MHz clock rate derived
>> +from the oscillator clock (TMR0-TMR9) or directly at the oscillator clock
>> +(TMR10-TMR13). Each TMR can be programmed to generate one-shot, periodic,
>> +or watchdog interrupts.
>> +
>> +Required properties:
>> +- compatible : "nvidia,tegra210-timer".
>> +- reg : Specifies base physical address and size of the registers.
>> +- interrupts : A list of 4 interrupts; one per each of TMR10 through TMR13.
>
> Why do we only add the interrupts for TMR10 - TMR13? What about the others?
>
The others (TMR0-TMR9) are occupied for other usages. TMR5 is occupied
for the watchdog timer in the upstream kernel. And others (still in
TMR0-TMR9) are occupied for different usages in our downstream kernel.
And notice that only TMR10-TMR13 are running at the oscillator clock
(clk_m). With the Tegra210 timer driver, we introduce in this series,
which only replace the clock event device function that was originally
owned by the arch timer (armv8 timer) and it also running at the
oscillator clock. The sched_timer still owns by the arch timer. So the
timer resolution will be the same. That's why we choose TMR10-TMR13 as
the timer for Tegra210.
Thanks,
Joseph
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH 3/6] arm64: dts: tegra210: fix timer node
2019-01-24 11:16 ` Jon Hunter
@ 2019-01-25 3:56 ` Joseph Lo
0 siblings, 0 replies; 19+ messages in thread
From: Joseph Lo @ 2019-01-25 3:56 UTC (permalink / raw)
To: Jon Hunter, Thierry Reding; +Cc: linux-tegra, linux-arm-kernel
On 1/24/19 7:16 PM, Jon Hunter wrote:
>
> On 07/01/2019 03:28, Joseph Lo wrote:
>> Fix timer node to make it work with Tegra210 timer driver. And backward
>> compatible with the Tegra watchdog driver.
>>
>> Signed-off-by: Joseph Lo <josephl@nvidia.com>
>> ---
>> arch/arm64/boot/dts/nvidia/tegra210.dtsi | 12 +++++-------
>> 1 file changed, 5 insertions(+), 7 deletions(-)
>>
>> diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
>> index b5858b5ea052..143bd103c923 100644
>> --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
>> +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
>> @@ -384,14 +384,12 @@
>> };
>>
>> timer@60005000 {
>> - compatible = "nvidia,tegra210-timer", "nvidia,tegra20-timer";
>> + compatible = "nvidia,tegra210-timer", "nvidia,tegra30-timer";
>> reg = <0x0 0x60005000 0x0 0x400>;
>> - interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
>> - <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
>> - <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
>> - <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>,
>> - <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
>> - <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
>> + interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>,
>> + <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>,
>> + <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>,
>> + <GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH>;
>> clocks = <&tegra_car TEGRA210_CLK_TIMER>;
>> clock-names = "timer";
>> };
>
> Hmmm ... I can't say I understand this. So now the timer devices are
> compatible with two different drivers?
The tegra210-timer is for clock event device and the tegra30-timer is
for watchdog timer, that is the usage for Tegra platform before
Tegra210. But... (see below)
>
> Begs the question why did we not just extend the existing tegra20-timer
> rather than adding a new one?
The tegra20-timer was designed for very early stage that the arm-twd
driver not ready yet. So it was the clock event device and sched timer
for tegra20/30 at that stage. And I believe this driver was replaced and
deprecated by arm-twd and armv7 timer for tegra20/30/114/124. So
basically, I think we can remove this driver now.
So back to the question above, as we see the similar timer node binding
in tegra20/30/114/124/132 dts file. It actually didn't use tegra20 timer
driver at all but instead of arm-twd and armv7 timer. The binding only
makes it work with the tegra-wdt driver, which is the compatible string
of "nvidia,tegra30-timer". Maybe we should fix them all together.
>
> Also you did not explain why we make them compatible with the watchdog
> driver? We have other watchdogs timer and so why do we need to make them
> compatible?
>
The detail explanation is above. In here, I just follow the legacy
binding convention that we used in other tegra dts files. This binding
makes it work with TMR5, which is the watchdog timer that we used to use
for Tegra.
If we don't prefer this way, I can remove that for now. And we need to
find a different way to merge watchdog timer driver and timer driver
into one driver.
Let me know which one is acceptable for now.
Thanks,
Joseph
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH 4/6] arm64: dts: tegra210: add CPU idle states properties
2019-01-24 11:21 ` Jon Hunter
@ 2019-01-25 3:58 ` Joseph Lo
0 siblings, 0 replies; 19+ messages in thread
From: Joseph Lo @ 2019-01-25 3:58 UTC (permalink / raw)
To: Jon Hunter, Thierry Reding; +Cc: linux-tegra, linux-arm-kernel
On 1/24/19 7:21 PM, Jon Hunter wrote:
>
> On 07/01/2019 03:28, Joseph Lo wrote:
>> Add idle states properties for generic ARM CPU idle driver. This
>> includes a C7 state which is the power down state of CPU cores.
>>
>> Signed-off-by: Joseph Lo <josephl@nvidia.com>
>> ---
>> Note:
>> This dt patch depends on the DT changes in below series.
>> http://patchwork.ozlabs.org/project/linux-tegra/list/?series=84380
>> ---
>> arch/arm64/boot/dts/nvidia/tegra210.dtsi | 17 +++++++++++++++++
>> 1 file changed, 17 insertions(+)
>>
>> diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
>> index 143bd103c923..b583d3065946 100644
>> --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
>> +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
>> @@ -1308,24 +1308,41 @@
>> <&dfll>;
>> clock-names = "cpu_g", "pll_x", "pll_p", "dfll";
>> clock-latency = <300000>;
>> + cpu-idle-states = <&C7>;
>> };
>>
>> cpu@1 {
>> device_type = "cpu";
>> compatible = "arm,cortex-a57";
>> reg = <1>;
>> + cpu-idle-states = <&C7>;
>> };
>>
>> cpu@2 {
>> device_type = "cpu";
>> compatible = "arm,cortex-a57";
>> reg = <2>;
>> + cpu-idle-states = <&C7>;
>> };
>>
>> cpu@3 {
>> device_type = "cpu";
>> compatible = "arm,cortex-a57";
>> reg = <3>;
>> + cpu-idle-states = <&C7>;
>> + };
>> +
>> + idle-states {
>> + entry-method = "psci";
>> +
>> + C7: c7 {
>> + compatible = "arm,idle-state";
>> + arm,psci-suspend-param = <0x40000007>;
>> + wakeup-latency-us = <130>;
>> + min-residency-us = <1000>;
>> + idle-state-name = "c7-cpu-powergated";
>> + status = "disabled";
>> + };
>> };
>> };
>
> The binding doc says that both 'entry-latency-us' and 'exit-latency-us'
> properties are required. Are we able to populate these?
>
Indeed, will fix that.
Thanks,
Joseph
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH 2/6] clocksource: tegra: add Tegra210 timer driver
2019-01-24 11:09 ` Jon Hunter
@ 2019-01-25 4:12 ` Joseph Lo
0 siblings, 0 replies; 19+ messages in thread
From: Joseph Lo @ 2019-01-25 4:12 UTC (permalink / raw)
To: Jon Hunter, Thierry Reding
Cc: linux-tegra, Thomas Gleixner, Daniel Lezcano, linux-kernel,
linux-arm-kernel
On 1/24/19 7:09 PM, Jon Hunter wrote:
>
> On 07/01/2019 03:28, Joseph Lo wrote:
>> Add support for the Tegra210 timer that runs at oscillator clock
>> (TMR10-TMR13). We need these timers to work as clock event device and to
>> replace the ARMv8 architected timer due to it can't survive across the
>> power cycle of the CPU core or CPUPORESET signal. So it can't be a wake-up
>> source when CPU suspends in power down state.
>>
>> Based on the work of Antti P Miettinen <amiettinen@nvidia.com>
>>
>> Cc: Daniel Lezcano <daniel.lezcano@linaro.org>
>> Cc: Thomas Gleixner <tglx@linutronix.de>
>> Cc: linux-kernel@vger.kernel.org
>> Signed-off-by: Joseph Lo <josephl@nvidia.com>
>> ---
>> drivers/clocksource/Kconfig | 3 +
>> drivers/clocksource/Makefile | 1 +
>> drivers/clocksource/timer-tegra210.c | 240 +++++++++++++++++++++++++++
>> include/linux/cpuhotplug.h | 1 +
>> 4 files changed, 245 insertions(+)
>> create mode 100644 drivers/clocksource/timer-tegra210.c
>>
>> diff --git a/drivers/clocksource/Kconfig b/drivers/clocksource/Kconfig
>> index a9e26f6a81a1..e6e3e64b6320 100644
>> --- a/drivers/clocksource/Kconfig
>> +++ b/drivers/clocksource/Kconfig
>> @@ -135,6 +135,9 @@ config TEGRA_TIMER
>> help
>> Enables support for the Tegra driver.
>>
>> +config TEGRA210_TIMER
>> + def_bool ARCH_TEGRA_210_SOC
>> +
>> config VT8500_TIMER
>> bool "VT8500 timer driver" if COMPILE_TEST
>> depends on HAS_IOMEM
>> diff --git a/drivers/clocksource/Makefile b/drivers/clocksource/Makefile
>> index cdd210ff89ea..95de59c8a47b 100644
>> --- a/drivers/clocksource/Makefile
>> +++ b/drivers/clocksource/Makefile
>> @@ -36,6 +36,7 @@ obj-$(CONFIG_SUN4I_TIMER) += timer-sun4i.o
>> obj-$(CONFIG_SUN5I_HSTIMER) += timer-sun5i.o
>> obj-$(CONFIG_MESON6_TIMER) += timer-meson6.o
>> obj-$(CONFIG_TEGRA_TIMER) += timer-tegra20.o
>> +obj-$(CONFIG_TEGRA210_TIMER) += timer-tegra210.o
>> obj-$(CONFIG_VT8500_TIMER) += timer-vt8500.o
>> obj-$(CONFIG_NSPIRE_TIMER) += timer-zevio.o
>> obj-$(CONFIG_BCM_KONA_TIMER) += bcm_kona_timer.o
>> diff --git a/drivers/clocksource/timer-tegra210.c b/drivers/clocksource/timer-tegra210.c
>> new file mode 100644
>> index 000000000000..d88c127d3b3b
>> --- /dev/null
>> +++ b/drivers/clocksource/timer-tegra210.c
>> @@ -0,0 +1,240 @@
>> +// SPDX-License-Identifier: GPL-2.0
>> +/*
>> + * Copyright (c) 2014-2019, NVIDIA CORPORATION. All rights reserved.
>> + */
>> +
>> +#include <linux/clk.h>
>> +#include <linux/clockchips.h>
>> +#include <linux/cpu.h>
>> +#include <linux/cpumask.h>
>> +#include <linux/err.h>
>> +#include <linux/interrupt.h>
>> +#include <linux/io.h>
>> +#include <linux/of_address.h>
>> +#include <linux/of_irq.h>
>> +#include <linux/percpu.h>
>> +#include <linux/syscore_ops.h>
>> +
>> +static u32 tegra210_timer_freq;
>> +static void __iomem *tegra210_timer_reg_base;
>> +static u32 usec_config;
>> +
>> +#define TIMER_PTV 0x0
>> +#define TIMER_PTV_EN BIT(31)
>> +#define TIMER_PTV_PER BIT(30)
>> +#define TIMER_PCR 0x4
>> +#define TIMER_PCR_INTR_CLR BIT(30)
>> +#define TIMERUS_CNTR_1US 0x10
>> +#define TIMERUS_USEC_CFG 0x14
>> +
>> +#define TIMER10_OFFSET 0x90
>> +
>> +#define TIMER_FOR_CPU(cpu) (TIMER10_OFFSET + (cpu) * 8)
>> +
>> +struct tegra210_clockevent {
>> + struct clock_event_device evt;
>> + char name[20];
>> + void __iomem *reg_base;
>> +};
>> +#define to_tegra_cevt(p) (container_of(p, struct tegra210_clockevent, evt))
>> +
>> +static struct tegra210_clockevent __percpu *tegra210_evt;
>> +
>> +static int tegra210_timer_set_next_event(unsigned long cycles,
>> + struct clock_event_device *evt)
>> +{
>> + struct tegra210_clockevent *tevt;
>> +
>> + tevt = to_tegra_cevt(evt);
>> + writel(TIMER_PTV_EN |
>> + ((cycles > 1) ? (cycles - 1) : 0), /* n+1 scheme */
>> + tevt->reg_base + TIMER_PTV);
>> +
>> + return 0;
>> +}
>> +
>> +static inline void timer_shutdown(struct tegra210_clockevent *tevt)
>> +{
>> + writel(0, tevt->reg_base + TIMER_PTV);
>> +}
>> +
>> +static int tegra210_timer_shutdown(struct clock_event_device *evt)
>> +{
>> + struct tegra210_clockevent *tevt;
>> +
>> + tevt = to_tegra_cevt(evt);
>> + timer_shutdown(tevt);
>> +
>> + return 0;
>> +}
>> +
>> +static int tegra210_timer_set_periodic(struct clock_event_device *evt)
>> +{
>> + struct tegra210_clockevent *tevt;
>> +
>> + tevt = to_tegra_cevt(evt);
>> + writel(TIMER_PTV_EN | TIMER_PTV_PER | ((tegra210_timer_freq / HZ) - 1),
>> + tevt->reg_base + TIMER_PTV);
>> +
>> + return 0;
>> +}
>> +
>> +static irqreturn_t tegra210_timer_isr(int irq, void *dev_id)
>> +{
>> + struct tegra210_clockevent *tevt;
>> +
>> + tevt = dev_id;
>> + writel(TIMER_PCR_INTR_CLR, tevt->reg_base + TIMER_PCR);
>> + tevt->evt.event_handler(&tevt->evt);
>> +
>> + return IRQ_HANDLED;
>> +}
>> +
>> +static int tegra210_timer_setup(unsigned int cpu)
>> +{
>> + struct tegra210_clockevent *tevt = per_cpu_ptr(tegra210_evt, cpu);
>> +
>> + irq_force_affinity(tevt->evt.irq, cpumask_of(cpu));
>> + enable_irq(tevt->evt.irq);
>> +
>> + clockevents_config_and_register(&tevt->evt, tegra210_timer_freq,
>> + 1, /* min */
>> + 0x1fffffff); /* 29 bits */
>> +
>> + return 0;
>> +}
>> +
>> +static int tegra210_timer_stop(unsigned int cpu)
>> +{
>> + struct tegra210_clockevent *tevt = per_cpu_ptr(tegra210_evt, cpu);
>> +
>> + tevt->evt.set_state_shutdown(&tevt->evt);
>> + disable_irq_nosync(tevt->evt.irq);
>> +
>> + return 0;
>> +}
>> +
>> +static int tegra_timer_suspend(void)
>> +{
>> + int cpu;
>> +
>> + for_each_possible_cpu(cpu) {
>> + void __iomem *reg_base = tegra210_timer_reg_base +
>> + TIMER_FOR_CPU(cpu);
>> + writel(TIMER_PCR_INTR_CLR, reg_base + TIMER_PCR);
>> + }
>> +
>> + return 0;
>> +}
>> +
>> +static void tegra_timer_resume(void)
>> +{
>> + writel(usec_config, tegra210_timer_reg_base + TIMERUS_USEC_CFG);
>> +}
>> +
>> +static struct syscore_ops tegra_timer_syscore_ops = {
>> + .suspend = tegra_timer_suspend,
>> + .resume = tegra_timer_resume,
>> +};
>> +
>> +static int __init tegra210_timer_init(struct device_node *np)
>> +{
>> + int cpu, ret;
>> + struct tegra210_clockevent *tevt;
>> + struct clk *clk;
>> +
>> + tegra210_evt = alloc_percpu(struct tegra210_clockevent);
>> + if (!tegra210_evt)
>> + return -ENOMEM;
>> +
>> + tegra210_timer_reg_base = of_iomap(np, 0);
>> + if (!tegra210_timer_reg_base)
>> + return -ENXIO;
>> +
>> + clk = of_clk_get(np, 0);
>> + if (IS_ERR(clk))
>> + return -EINVAL;
>> +
>> + clk_prepare_enable(clk);
>> + tegra210_timer_freq = clk_get_rate(clk);
>> +
>> + for_each_possible_cpu(cpu) {
>> + tevt = per_cpu_ptr(tegra210_evt, cpu);
>> + tevt->reg_base = tegra210_timer_reg_base + TIMER_FOR_CPU(cpu);
>> + tevt->evt.irq = irq_of_parse_and_map(np, cpu);
>> + if (!tevt->evt.irq) {
>> + pr_err("%s: can't map IRQ for CPU%d\n",
>> + __func__, cpu);
>> + return -EINVAL;
>> + }
>> +
>> + snprintf(tevt->name, ARRAY_SIZE(tevt->name),
>> + "tegra210_timer%d", cpu);
>> + tevt->evt.name = tevt->name;
>> + tevt->evt.cpumask = cpumask_of(cpu);
>> + tevt->evt.set_next_event = tegra210_timer_set_next_event;
>> + tevt->evt.set_state_shutdown = tegra210_timer_shutdown;
>> + tevt->evt.set_state_periodic = tegra210_timer_set_periodic;
>> + tevt->evt.set_state_oneshot = tegra210_timer_shutdown;
>> + tevt->evt.tick_resume = tegra210_timer_shutdown;
>> + tevt->evt.features = CLOCK_EVT_FEAT_PERIODIC |
>> + CLOCK_EVT_FEAT_ONESHOT;
>> + tevt->evt.rating = 460;
>> +
>> + irq_set_status_flags(tevt->evt.irq, IRQ_NOAUTOEN);
>> + ret = request_irq(tevt->evt.irq, tegra210_timer_isr,
>> + IRQF_TIMER | IRQF_NOBALANCING,
>> + tevt->name, tevt);
>> + if (ret) {
>> + pr_err("%s: cannot setup irq %d for CPU%d\n",
>> + __func__, tevt->evt.irq, cpu);
>> + return -EINVAL;
>> + }
>> + }
>> +
>> + /*
>> + * Configure microsecond timers to have 1MHz clock
>> + * Config register is 0xqqww, where qq is "dividend", ww is "divisor"
>> + * Uses n+1 scheme
>> + */
>> + switch (tegra210_timer_freq) {
>> + case 12000000:
>> + usec_config = 0x000b; /* (11+1)/(0+1) */
>> + break;
>> + case 12800000:
>> + usec_config = 0x043f; /* (63+1)/(4+1) */
>> + break;
>> + case 13000000:
>> + usec_config = 0x000c; /* (12+1)/(0+1) */
>> + break;
>> + case 16800000:
>> + usec_config = 0x0453; /* (83+1)/(4+1) */
>> + break;
>> + case 19200000:
>> + usec_config = 0x045f; /* (95+1)/(4+1) */
>> + break;
>> + case 26000000:
>> + usec_config = 0x0019; /* (25+1)/(0+1) */
>> + break;
>> + case 38400000:
>> + usec_config = 0x04bf; /* (191+1)/(4+1) */
>> + break;
>> + case 48000000:
>> + usec_config = 0x002f; /* (47+1)/(0+1) */
>> + break;
>> + default:
>> + return -EINVAL;
>> + }
>> +
>> + writel(usec_config, tegra210_timer_reg_base + TIMERUS_USEC_CFG);
>> +
>> + cpuhp_setup_state(CPUHP_AP_TEGRA_TIMER_STARTING,
>> + "AP_TEGRA_TIMER_STARTING", tegra210_timer_setup,
>> + tegra210_timer_stop);
>> +
>> + register_syscore_ops(&tegra_timer_syscore_ops);
>> +
>> + return 0;
>> +}
>
> A couple comments with the above init function ...
> 1. Does not appear to clean-up after itself on error.
Ah, sorry, this is because any kinds of error which cause this driver
fails to init the device will just be stuck after we enable CPU idle
with C7 state due to armv8 timer is not able to wake it up. So I
originally thought the clean-up was unnecessary. Anyway, will fix it.
> 2. What about the other TMRs? Do we have any use for these?
>
In this driver, only TMR10-TMR13 are used. We have another driver
(tegra-wdt) which uses TMR5 for watchdog timer.
Thanks,
Joseph
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH 1/6] dt-bindings: timer: add Tegra210 timer
2019-01-25 3:23 ` Joseph Lo
@ 2019-01-25 12:01 ` Jon Hunter
2019-01-25 12:06 ` Jon Hunter
2019-01-28 3:09 ` Joseph Lo
0 siblings, 2 replies; 19+ messages in thread
From: Jon Hunter @ 2019-01-25 12:01 UTC (permalink / raw)
To: Joseph Lo, Thierry Reding
Cc: devicetree, Daniel Lezcano, linux-kernel, linux-tegra,
Thomas Gleixner, linux-arm-kernel
On 25/01/2019 03:23, Joseph Lo wrote:
> Hi Jon,
>
> Thanks for reviewing.
>
> On 1/24/19 6:30 PM, Jon Hunter wrote:
>>
>> On 07/01/2019 03:28, Joseph Lo wrote:
>>> The Tegra210 timer provides fourteen 29-bit timer counters and one
>>> 32-bit
>>> timestamp counter. The TMRs run at either a fixed 1 MHz clock rate
>>> derived
>>> from the oscillator clock (TMR0-TMR9) or directly at the oscillator
>>> clock
>>> (TMR10-TMR13). Each TMR can be programmed to generate one-shot periodic,
>>> or watchdog interrupts.
>>>
>>> Cc: Daniel Lezcano <daniel.lezcano@linaro.org>
>>> Cc: Thomas Gleixner <tglx@linutronix.de>
>>> Cc: linux-kernel@vger.kernel.org
>>> Cc: devicetree@vger.kernel.org
>>> Signed-off-by: Joseph Lo <josephl@nvidia.com>
>>> ---
>>> .../bindings/timer/nvidia,tegra210-timer.txt | 25 +++++++++++++++++++
>>> 1 file changed, 25 insertions(+)
>>> create mode 100644
>>> Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
>>>
>>> diff --git
>>> a/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
>>> b/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
>>> new file mode 100644
>>> index 000000000000..ba511220a669
>>> --- /dev/null
>>> +++ b/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
>>> @@ -0,0 +1,25 @@
>>> +NVIDIA Tegra210 timer
>>> +
>>> +The Tegra210 timer provides fourteen 29-bit timer counters and one
>>> 32-bit
>>> +timestamp counter. The TMRs run at either a fixed 1 MHz clock rate
>>> derived
>>> +from the oscillator clock (TMR0-TMR9) or directly at the oscillator
>>> clock
>>> +(TMR10-TMR13). Each TMR can be programmed to generate one-shot,
>>> periodic,
>>> +or watchdog interrupts.
>>> +
>>> +Required properties:
>>> +- compatible : "nvidia,tegra210-timer".
>>> +- reg : Specifies base physical address and size of the registers.
>>> +- interrupts : A list of 4 interrupts; one per each of TMR10 through
>>> TMR13.
>>
>> Why do we only add the interrupts for TMR10 - TMR13? What about the
>> others?
>>
>
> The others (TMR0-TMR9) are occupied for other usages. TMR5 is occupied
> for the watchdog timer in the upstream kernel. And others (still in
> TMR0-TMR9) are occupied for different usages in our downstream kernel.
Where is TMR5 reserved for the watchdog? I don't see this?
> And notice that only TMR10-TMR13 are running at the oscillator clock
> (clk_m). With the Tegra210 timer driver, we introduce in this series,
> which only replace the clock event device function that was originally
> owned by the arch timer (armv8 timer) and it also running at the
> oscillator clock. The sched_timer still owns by the arch timer. So the
> timer resolution will be the same. That's why we choose TMR10-TMR13 as
> the timer for Tegra210.
That maybe fine, but DT should describe the hardware and so I don't see
why we would not list all the interrupts. We can still only use TMR10-13
in the driver.
Cheers
Jon
--
nvpublic
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH 1/6] dt-bindings: timer: add Tegra210 timer
2019-01-25 12:01 ` Jon Hunter
@ 2019-01-25 12:06 ` Jon Hunter
2019-01-28 3:09 ` Joseph Lo
1 sibling, 0 replies; 19+ messages in thread
From: Jon Hunter @ 2019-01-25 12:06 UTC (permalink / raw)
To: Joseph Lo, Thierry Reding
Cc: devicetree, Daniel Lezcano, linux-kernel, linux-tegra,
Thomas Gleixner, linux-arm-kernel
On 25/01/2019 12:01, Jon Hunter wrote:
>
> On 25/01/2019 03:23, Joseph Lo wrote:
>> Hi Jon,
>>
>> Thanks for reviewing.
>>
>> On 1/24/19 6:30 PM, Jon Hunter wrote:
>>>
>>> On 07/01/2019 03:28, Joseph Lo wrote:
>>>> The Tegra210 timer provides fourteen 29-bit timer counters and one
>>>> 32-bit
>>>> timestamp counter. The TMRs run at either a fixed 1 MHz clock rate
>>>> derived
>>>> from the oscillator clock (TMR0-TMR9) or directly at the oscillator
>>>> clock
>>>> (TMR10-TMR13). Each TMR can be programmed to generate one-shot periodic,
>>>> or watchdog interrupts.
>>>>
>>>> Cc: Daniel Lezcano <daniel.lezcano@linaro.org>
>>>> Cc: Thomas Gleixner <tglx@linutronix.de>
>>>> Cc: linux-kernel@vger.kernel.org
>>>> Cc: devicetree@vger.kernel.org
>>>> Signed-off-by: Joseph Lo <josephl@nvidia.com>
>>>> ---
>>>> .../bindings/timer/nvidia,tegra210-timer.txt | 25 +++++++++++++++++++
>>>> 1 file changed, 25 insertions(+)
>>>> create mode 100644
>>>> Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
>>>>
>>>> diff --git
>>>> a/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
>>>> b/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
>>>> new file mode 100644
>>>> index 000000000000..ba511220a669
>>>> --- /dev/null
>>>> +++ b/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
>>>> @@ -0,0 +1,25 @@
>>>> +NVIDIA Tegra210 timer
>>>> +
>>>> +The Tegra210 timer provides fourteen 29-bit timer counters and one
>>>> 32-bit
>>>> +timestamp counter. The TMRs run at either a fixed 1 MHz clock rate
>>>> derived
>>>> +from the oscillator clock (TMR0-TMR9) or directly at the oscillator
>>>> clock
>>>> +(TMR10-TMR13). Each TMR can be programmed to generate one-shot,
>>>> periodic,
>>>> +or watchdog interrupts.
>>>> +
>>>> +Required properties:
>>>> +- compatible : "nvidia,tegra210-timer".
>>>> +- reg : Specifies base physical address and size of the registers.
>>>> +- interrupts : A list of 4 interrupts; one per each of TMR10 through
>>>> TMR13.
>>>
>>> Why do we only add the interrupts for TMR10 - TMR13? What about the
>>> others?
>>>
>>
>> The others (TMR0-TMR9) are occupied for other usages. TMR5 is occupied
>> for the watchdog timer in the upstream kernel. And others (still in
>> TMR0-TMR9) are occupied for different usages in our downstream kernel.
>
> Where is TMR5 reserved for the watchdog? I don't see this?
I see it now, it is hard-coded in the driver. I was looking at arm64 to
see where it is used.
Cheers
Jon
--
nvpublic
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH 1/6] dt-bindings: timer: add Tegra210 timer
2019-01-25 12:01 ` Jon Hunter
2019-01-25 12:06 ` Jon Hunter
@ 2019-01-28 3:09 ` Joseph Lo
1 sibling, 0 replies; 19+ messages in thread
From: Joseph Lo @ 2019-01-28 3:09 UTC (permalink / raw)
To: Jon Hunter, Thierry Reding
Cc: devicetree, Daniel Lezcano, linux-kernel, linux-tegra,
Thomas Gleixner, linux-arm-kernel
On 1/25/19 8:01 PM, Jon Hunter wrote:
>
> On 25/01/2019 03:23, Joseph Lo wrote:
>> Hi Jon,
>>
>> Thanks for reviewing.
>>
>> On 1/24/19 6:30 PM, Jon Hunter wrote:
>>>
>>> On 07/01/2019 03:28, Joseph Lo wrote:
>>>> The Tegra210 timer provides fourteen 29-bit timer counters and one
>>>> 32-bit
>>>> timestamp counter. The TMRs run at either a fixed 1 MHz clock rate
>>>> derived
>>>> from the oscillator clock (TMR0-TMR9) or directly at the oscillator
>>>> clock
>>>> (TMR10-TMR13). Each TMR can be programmed to generate one-shot periodic,
>>>> or watchdog interrupts.
>>>>
>>>> Cc: Daniel Lezcano <daniel.lezcano@linaro.org>
>>>> Cc: Thomas Gleixner <tglx@linutronix.de>
>>>> Cc: linux-kernel@vger.kernel.org
>>>> Cc: devicetree@vger.kernel.org
>>>> Signed-off-by: Joseph Lo <josephl@nvidia.com>
>>>> ---
>>>> .../bindings/timer/nvidia,tegra210-timer.txt | 25 +++++++++++++++++++
>>>> 1 file changed, 25 insertions(+)
>>>> create mode 100644
>>>> Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
>>>>
>>>> diff --git
>>>> a/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
>>>> b/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
>>>> new file mode 100644
>>>> index 000000000000..ba511220a669
>>>> --- /dev/null
>>>> +++ b/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
>>>> @@ -0,0 +1,25 @@
>>>> +NVIDIA Tegra210 timer
>>>> +
>>>> +The Tegra210 timer provides fourteen 29-bit timer counters and one
>>>> 32-bit
>>>> +timestamp counter. The TMRs run at either a fixed 1 MHz clock rate
>>>> derived
>>>> +from the oscillator clock (TMR0-TMR9) or directly at the oscillator
>>>> clock
>>>> +(TMR10-TMR13). Each TMR can be programmed to generate one-shot,
>>>> periodic,
>>>> +or watchdog interrupts.
>>>> +
>>>> +Required properties:
>>>> +- compatible : "nvidia,tegra210-timer".
>>>> +- reg : Specifies base physical address and size of the registers.
>>>> +- interrupts : A list of 4 interrupts; one per each of TMR10 through
>>>> TMR13.
>>>
[snip]
>> And notice that only TMR10-TMR13 are running at the oscillator clock
>> (clk_m). With the Tegra210 timer driver, we introduce in this series,
>> which only replace the clock event device function that was originally
>> owned by the arch timer (armv8 timer) and it also running at the
>> oscillator clock. The sched_timer still owns by the arch timer. So the
>> timer resolution will be the same. That's why we choose TMR10-TMR13 as
>> the timer for Tegra210.
>
> That maybe fine, but DT should describe the hardware and so I don't see
> why we would not list all the interrupts. We can still only use TMR10-13
> in the driver.
>
Okay, will list all the interrupts for each timer channel.
Thanks,
Joseph
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 19+ messages in thread
end of thread, other threads:[~2019-01-28 3:09 UTC | newest]
Thread overview: 19+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-01-07 3:28 [PATCH 0/6] Add CPUidle support for Tegra210 Joseph Lo
2019-01-07 3:28 ` [PATCH 1/6] dt-bindings: timer: add Tegra210 timer Joseph Lo
2019-01-11 22:21 ` Rob Herring
2019-01-24 10:30 ` Jon Hunter
2019-01-25 3:23 ` Joseph Lo
2019-01-25 12:01 ` Jon Hunter
2019-01-25 12:06 ` Jon Hunter
2019-01-28 3:09 ` Joseph Lo
2019-01-07 3:28 ` [PATCH 2/6] clocksource: tegra: add Tegra210 timer driver Joseph Lo
2019-01-24 11:09 ` Jon Hunter
2019-01-25 4:12 ` Joseph Lo
2019-01-07 3:28 ` [PATCH 3/6] arm64: dts: tegra210: fix timer node Joseph Lo
2019-01-24 11:16 ` Jon Hunter
2019-01-25 3:56 ` Joseph Lo
2019-01-07 3:28 ` [PATCH 4/6] arm64: dts: tegra210: add CPU idle states properties Joseph Lo
2019-01-24 11:21 ` Jon Hunter
2019-01-25 3:58 ` Joseph Lo
2019-01-07 3:28 ` [PATCH 5/6] arm64: dts: tegra210-p2180: Enable CPU idle support Joseph Lo
2019-01-07 3:28 ` [PATCH 6/6] arm64: dts: tegra210-smaug: " Joseph Lo
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).