Linux-ARM-Kernel Archive on lore.kernel.org
 help / color / Atom feed
From: Ard Biesheuvel <ard.biesheuvel@linaro.org>
To: Vidya Sagar <vidyas@nvidia.com>
Cc: Mark Rutland <mark.rutland@arm.com>,
	Devicetree List <devicetree@vger.kernel.org>,
	Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>,
	mperttunen@nvidia.com, mmaddireddy@nvidia.com, kthota@nvidia.com,
	Catalin Marinas <catalin.marinas@arm.com>,
	Will Deacon <will.deacon@arm.com>,
	Linux Kernel Mailing List <linux-kernel@vger.kernel.org>,
	Rob Herring <robh+dt@kernel.org>,
	Jon Hunter <jonathanh@nvidia.com>,
	linux-tegra@vger.kernel.org,
	linux-pci <linux-pci@vger.kernel.org>,
	Thierry Reding <thierry.reding@gmail.com>,
	gustavo.pimentel@synopsys.com, Jingoo Han <jingoohan1@gmail.com>,
	Bjorn Helgaas <bhelgaas@google.com>, Kishon <kishon@ti.com>,
	linux-arm-kernel <linux-arm-kernel@lists.infradead.org>,
	sagar.tv@gmail.com
Subject: Re: [PATCH V7 11/15] arm64: tegra: Add P2U and PCIe controller nodes to Tegra194 DT
Date: Fri, 17 May 2019 15:03:58 +0200
Message-ID: <CAKv+Gu909VM9o9AP4CfO_w6V9u=dgjONrjKhtWDCxZUE-zNwAA@mail.gmail.com> (raw)
In-Reply-To: <20190517123846.3708-12-vidyas@nvidia.com>

On Fri, 17 May 2019 at 14:41, Vidya Sagar <vidyas@nvidia.com> wrote:
>
> Add P2U (PIPE to UPHY) and PCIe controller nodes to device tree.
> The Tegra194 SoC contains six PCIe controllers and twenty P2U instances
> grouped into two different PHY bricks namely High-Speed IO (HSIO-12 P2Us)
> and NVIDIA High Speed (NVHS-8 P2Us) respectively.
>
> Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
> ---
> Changes since [v6]:
> * Removed properties "nvidia,disable-aspm-states" & "nvidia,controller-id".
> * Modified property "nvidia,bpmp" to include controller-id as well.
>
> Changes since [v5]:
> * Changes 'p2u@xxxxxxxx' to 'phy@xxxxxxxx'
> * Arranged all PCIe nodes in the order of their addresses
>
> Changes since [v4]:
> * None
>
> Changes since [v3]:
> * None
>
> Changes since [v2]:
> * Included 'hsio' or 'nvhs' in P2U node's label names to reflect which brick
>   they belong to
> * Removed leading zeros in unit address
>
> Changes since [v1]:
> * Flattened all P2U nodes by removing 'hsio-p2u' and 'nvhs-p2u' super nodes
> * Changed P2U nodes compatible string from 'nvidia,tegra194-phy-p2u' to 'nvidia,tegra194-p2u'
> * Changed reg-name from 'base' to 'ctl'
> * Updated all PCIe nodes according to the changes made to DT documentation file
>
>  arch/arm64/boot/dts/nvidia/tegra194.dtsi | 437 +++++++++++++++++++++++
>  1 file changed, 437 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
> index c77ca211fa8f..838202150823 100644
> --- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi
> +++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
> @@ -884,6 +884,166 @@
>                                 nvidia,interface = <3>;
>                         };
>                 };
> +
> +               p2u_hsio_0: phy@3e10000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03e10000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
> +
> +               p2u_hsio_1: phy@3e20000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03e20000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
> +
> +               p2u_hsio_2: phy@3e30000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03e30000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
> +
> +               p2u_hsio_3: phy@3e40000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03e40000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
> +
> +               p2u_hsio_4: phy@3e50000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03e50000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
> +
> +               p2u_hsio_5: phy@3e60000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03e60000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
> +
> +               p2u_hsio_6: phy@3e70000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03e70000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
> +
> +               p2u_hsio_7: phy@3e80000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03e80000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
> +
> +               p2u_hsio_8: phy@3e90000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03e90000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
> +
> +               p2u_hsio_9: phy@3ea0000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03ea0000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
> +
> +               p2u_nvhs_0: phy@3eb0000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03eb0000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
> +
> +               p2u_nvhs_1: phy@3ec0000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03ec0000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
> +
> +               p2u_nvhs_2: phy@3ed0000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03ed0000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
> +
> +               p2u_nvhs_3: phy@3ee0000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03ee0000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
> +
> +               p2u_nvhs_4: phy@3ef0000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03ef0000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
> +
> +               p2u_nvhs_5: phy@3f00000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03f00000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
> +
> +               p2u_nvhs_6: phy@3f10000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03f10000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
> +
> +               p2u_nvhs_7: phy@3f20000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03f20000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
> +
> +               p2u_hsio_10: phy@3f30000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03f30000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
> +
> +               p2u_hsio_11: phy@3f40000 {
> +                       compatible = "nvidia,tegra194-p2u";
> +                       reg = <0x03f40000 0x10000>;
> +                       reg-names = "ctl";
> +
> +                       #phy-cells = <0>;
> +               };
>         };
>
>         sysram@40000000 {
> @@ -1054,4 +1214,281 @@
>                                 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
>                 interrupt-parent = <&gic>;
>         };
> +
> +       pcie@14100000 {
> +               compatible = "nvidia,tegra194-pcie", "snps,dw-pcie";
> +               power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX1A>;
> +               reg = <0x00 0x14100000 0x0 0x00020000   /* appl registers (128K)      */
> +                      0x00 0x30000000 0x0 0x00040000   /* configuration space (256K) */
> +                      0x00 0x30040000 0x0 0x00040000   /* iATU_DMA reg space (256K)  */
> +                      0x00 0x30080000 0x0 0x00040000>; /* DBI reg space (256K)       */
> +               reg-names = "appl", "config", "atu_dma", "dbi";
> +
> +               status = "disabled";
> +
> +               #address-cells = <3>;
> +               #size-cells = <2>;
> +               device_type = "pci";
> +               num-lanes = <1>;
> +               num-viewport = <8>;
> +               linux,pci-domain = <1>;
> +
> +               clocks = <&bpmp TEGRA194_CLK_PEX0_CORE_1>;
> +               clock-names = "core";
> +
> +               resets = <&bpmp TEGRA194_RESET_PEX0_CORE_1_APB>,
> +                        <&bpmp TEGRA194_RESET_PEX0_CORE_1>;
> +               reset-names = "core_apb", "core";
> +
> +               interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>,  /* controller interrupt */
> +                            <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;  /* MSI interrupt */
> +               interrupt-names = "intr", "msi";
> +
> +               #interrupt-cells = <1>;
> +               interrupt-map-mask = <0 0 0 0>;
> +               interrupt-map = <0 0 0 0 &gic 0 45 0x04>;

Please use the GIC_SPI and IRQ_TYPE_LEVEL_HIGH macros here as well.

> +
> +               nvidia,bpmp = <&bpmp 1>;
> +
> +               supports-clkreq;
> +               nvidia,aspm-cmrt-us = <60>;
> +               nvidia,aspm-pwr-on-t-us = <20>;
> +               nvidia,aspm-l0s-entrance-latency-us = <3>;
> +
> +               bus-range = <0x0 0xff>;
> +               ranges = <0x81000000 0x0 0x30100000 0x0 0x30100000 0x0 0x00100000    /* downstream I/O (1MB) */
> +                         0xc2000000 0x12 0x00000000 0x12 0x00000000 0x0 0x30000000  /* prefetchable memory (768MB) */
> +                         0x82000000 0x0 0x40000000 0x12 0x30000000 0x0 0x10000000>; /* non-prefetchable memory (256MB) */
> +       };
> +
> +       pcie@14120000 {
> +               compatible = "nvidia,tegra194-pcie", "snps,dw-pcie";
> +               power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX1A>;
> +               reg = <0x00 0x14120000 0x0 0x00020000   /* appl registers (128K)      */
> +                      0x00 0x32000000 0x0 0x00040000   /* configuration space (256K) */
> +                      0x00 0x32040000 0x0 0x00040000   /* iATU_DMA reg space (256K)  */
> +                      0x00 0x32080000 0x0 0x00040000>; /* DBI reg space (256K)       */
> +               reg-names = "appl", "config", "atu_dma", "dbi";
> +
> +               status = "disabled";
> +
> +               #address-cells = <3>;
> +               #size-cells = <2>;
> +               device_type = "pci";
> +               num-lanes = <1>;
> +               num-viewport = <8>;
> +               linux,pci-domain = <2>;
> +
> +               clocks = <&bpmp TEGRA194_CLK_PEX0_CORE_2>;
> +               clock-names = "core";
> +
> +               resets = <&bpmp TEGRA194_RESET_PEX0_CORE_2_APB>,
> +                        <&bpmp TEGRA194_RESET_PEX0_CORE_2>;
> +               reset-names = "core_apb", "core";
> +
> +               interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>,  /* controller interrupt */
> +                            <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;  /* MSI interrupt */
> +               interrupt-names = "intr", "msi";
> +
> +               #interrupt-cells = <1>;
> +               interrupt-map-mask = <0 0 0 0>;
> +               interrupt-map = <0 0 0 0 &gic 0 47 0x04>;
> +
> +               nvidia,bpmp = <&bpmp 2>;
> +
> +               supports-clkreq;
> +               nvidia,aspm-cmrt-us = <60>;
> +               nvidia,aspm-pwr-on-t-us = <20>;
> +               nvidia,aspm-l0s-entrance-latency-us = <3>;
> +
> +               bus-range = <0x0 0xff>;
> +               ranges = <0x81000000 0x0 0x32100000 0x0 0x32100000 0x0 0x00100000    /* downstream I/O (1MB) */
> +                         0xc2000000 0x12 0x40000000 0x12 0x40000000 0x0 0x30000000  /* prefetchable memory (768MB) */
> +                         0x82000000 0x0 0x40000000 0x12 0x70000000 0x0 0x10000000>; /* non-prefetchable memory (256MB) */
> +       };
> +
> +       pcie@14140000 {
> +               compatible = "nvidia,tegra194-pcie", "snps,dw-pcie";
> +               power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX1A>;
> +               reg = <0x00 0x14140000 0x0 0x00020000   /* appl registers (128K)      */
> +                      0x00 0x34000000 0x0 0x00040000   /* configuration space (256K) */
> +                      0x00 0x34040000 0x0 0x00040000   /* iATU_DMA reg space (256K)  */
> +                      0x00 0x34080000 0x0 0x00040000>; /* DBI reg space (256K)       */
> +               reg-names = "appl", "config", "atu_dma", "dbi";
> +
> +               status = "disabled";
> +
> +               #address-cells = <3>;
> +               #size-cells = <2>;
> +               device_type = "pci";
> +               num-lanes = <1>;
> +               num-viewport = <8>;
> +               linux,pci-domain = <3>;
> +
> +               clocks = <&bpmp TEGRA194_CLK_PEX0_CORE_3>;
> +               clock-names = "core";
> +
> +               resets = <&bpmp TEGRA194_RESET_PEX0_CORE_3_APB>,
> +                        <&bpmp TEGRA194_RESET_PEX0_CORE_3>;
> +               reset-names = "core_apb", "core";
> +
> +               interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,  /* controller interrupt */
> +                            <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;  /* MSI interrupt */
> +               interrupt-names = "intr", "msi";
> +
> +               #interrupt-cells = <1>;
> +               interrupt-map-mask = <0 0 0 0>;
> +               interrupt-map = <0 0 0 0 &gic 0 49 0x04>;
> +
> +               nvidia,bpmp = <&bpmp 3>;
> +
> +               supports-clkreq;
> +               nvidia,aspm-cmrt-us = <60>;
> +               nvidia,aspm-pwr-on-t-us = <20>;
> +               nvidia,aspm-l0s-entrance-latency-us = <3>;
> +
> +               bus-range = <0x0 0xff>;
> +               ranges = <0x81000000 0x0 0x34100000 0x0 0x34100000 0x0 0x00100000    /* downstream I/O (1MB) */
> +                         0xc2000000 0x12 0x80000000 0x12 0x80000000 0x0 0x30000000  /* prefetchable memory (768MB) */
> +                         0x82000000 0x0 0x40000000 0x12 0xb0000000 0x0 0x10000000>; /* non-prefetchable memory (256MB) */
> +       };
> +
> +       pcie@14160000 {
> +               compatible = "nvidia,tegra194-pcie", "snps,dw-pcie";
> +               power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX4A>;
> +               reg = <0x00 0x14160000 0x0 0x00020000   /* appl registers (128K)      */
> +                      0x00 0x36000000 0x0 0x00040000   /* configuration space (256K) */
> +                      0x00 0x36040000 0x0 0x00040000   /* iATU_DMA reg space (256K)  */
> +                      0x00 0x36080000 0x0 0x00040000>; /* DBI reg space (256K)       */
> +               reg-names = "appl", "config", "atu_dma", "dbi";
> +
> +               status = "disabled";
> +
> +               #address-cells = <3>;
> +               #size-cells = <2>;
> +               device_type = "pci";
> +               num-lanes = <4>;
> +               num-viewport = <8>;
> +               linux,pci-domain = <4>;
> +
> +               clocks = <&bpmp TEGRA194_CLK_PEX0_CORE_4>;
> +               clock-names = "core";
> +
> +               resets = <&bpmp TEGRA194_RESET_PEX0_CORE_4_APB>,
> +                        <&bpmp TEGRA194_RESET_PEX0_CORE_4>;
> +               reset-names = "core_apb", "core";
> +
> +               interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>,  /* controller interrupt */
> +                            <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>;  /* MSI interrupt */
> +               interrupt-names = "intr", "msi";
> +
> +               #interrupt-cells = <1>;
> +               interrupt-map-mask = <0 0 0 0>;
> +               interrupt-map = <0 0 0 0 &gic 0 51 0x04>;
> +
> +               nvidia,bpmp = <&bpmp 4>;
> +
> +               supports-clkreq;
> +               nvidia,aspm-cmrt-us = <60>;
> +               nvidia,aspm-pwr-on-t-us = <20>;
> +               nvidia,aspm-l0s-entrance-latency-us = <3>;
> +
> +               bus-range = <0x0 0xff>;
> +               ranges = <0x81000000 0x0 0x36100000 0x0 0x36100000 0x0 0x00100000    /* downstream I/O (1MB) */
> +                         0xc2000000 0x14 0x00000000 0x14 0x00000000 0x3 0x40000000  /* prefetchable memory (13GB) */
> +                         0x82000000 0x0 0x40000000 0x17 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */
> +       };
> +
> +       pcie@14180000 {
> +               compatible = "nvidia,tegra194-pcie", "snps,dw-pcie";
> +               power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX8B>;
> +               reg = <0x00 0x14180000 0x0 0x00020000   /* appl registers (128K)      */
> +                      0x00 0x38000000 0x0 0x00040000   /* configuration space (256K) */
> +                      0x00 0x38040000 0x0 0x00040000   /* iATU_DMA reg space (256K)  */
> +                      0x00 0x38080000 0x0 0x00040000>; /* DBI reg space (256K)       */
> +               reg-names = "appl", "config", "atu_dma", "dbi";
> +
> +               status = "disabled";
> +
> +               #address-cells = <3>;
> +               #size-cells = <2>;
> +               device_type = "pci";
> +               num-lanes = <8>;
> +               num-viewport = <8>;
> +               linux,pci-domain = <0>;
> +
> +               clocks = <&bpmp TEGRA194_CLK_PEX0_CORE_0>;
> +               clock-names = "core";
> +
> +               resets = <&bpmp TEGRA194_RESET_PEX0_CORE_0_APB>,
> +                        <&bpmp TEGRA194_RESET_PEX0_CORE_0>;
> +               reset-names = "core_apb", "core";
> +
> +               interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,  /* controller interrupt */
> +                            <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;  /* MSI interrupt */
> +               interrupt-names = "intr", "msi";
> +
> +               #interrupt-cells = <1>;
> +               interrupt-map-mask = <0 0 0 0>;
> +               interrupt-map = <0 0 0 0 &gic 0 72 0x04>;
> +
> +               nvidia,bpmp = <&bpmp 0>;
> +
> +               supports-clkreq;
> +               nvidia,aspm-cmrt-us = <60>;
> +               nvidia,aspm-pwr-on-t-us = <20>;
> +               nvidia,aspm-l0s-entrance-latency-us = <3>;
> +
> +               bus-range = <0x0 0xff>;
> +               ranges = <0x81000000 0x0 0x38100000 0x0 0x38100000 0x0 0x00100000    /* downstream I/O (1MB) */
> +                         0xc2000000 0x18 0x00000000 0x18 0x00000000 0x3 0x40000000  /* prefetchable memory (13GB) */
> +                         0x82000000 0x0 0x40000000 0x1b 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */
> +       };
> +
> +       pcie@141a0000 {
> +               compatible = "nvidia,tegra194-pcie", "snps,dw-pcie";
> +               power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX8A>;
> +               reg = <0x00 0x141a0000 0x0 0x00020000   /* appl registers (128K)      */
> +                      0x00 0x3a000000 0x0 0x00040000   /* configuration space (256K) */
> +                      0x00 0x3a040000 0x0 0x00040000   /* iATU_DMA reg space (256K)  */
> +                      0x00 0x3a080000 0x0 0x00040000>; /* DBI reg space (256K)       */
> +               reg-names = "appl", "config", "atu_dma", "dbi";
> +
> +               status = "disabled";
> +
> +               #address-cells = <3>;
> +               #size-cells = <2>;
> +               device_type = "pci";
> +               num-lanes = <8>;
> +               num-viewport = <8>;
> +               linux,pci-domain = <5>;
> +
> +               clocks = <&bpmp TEGRA194_CLK_PEX1_CORE_5>,
> +                       <&bpmp TEGRA194_CLK_PEX1_CORE_5M>;
> +               clock-names = "core", "core_m";
> +
> +               resets = <&bpmp TEGRA194_RESET_PEX1_CORE_5_APB>,
> +                        <&bpmp TEGRA194_RESET_PEX1_CORE_5>;
> +               reset-names = "core_apb", "core";
> +
> +               interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,  /* controller interrupt */
> +                            <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;  /* MSI interrupt */
> +               interrupt-names = "intr", "msi";
> +
> +               nvidia,bpmp = <&bpmp 5>;
> +
> +               #interrupt-cells = <1>;
> +               interrupt-map-mask = <0 0 0 0>;
> +               interrupt-map = <0 0 0 0 &gic 0 53 0x04>;
> +
> +               supports-clkreq;
> +               nvidia,aspm-cmrt-us = <60>;
> +               nvidia,aspm-pwr-on-t-us = <20>;
> +               nvidia,aspm-l0s-entrance-latency-us = <3>;
> +
> +               bus-range = <0x0 0xff>;
> +               ranges = <0x81000000 0x0 0x3a100000 0x0 0x3a100000 0x0 0x00100000    /* downstream I/O (1MB) */
> +                         0xc2000000 0x1c 0x00000000 0x1c 0x00000000 0x3 0x40000000  /* prefetchable memory (13GB) */
> +                         0x82000000 0x0 0x40000000 0x1f 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */
> +       };
>  };
> --
> 2.17.1
>
>
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  reply index

Thread overview: 50+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-05-17 12:38 [PATCH V7 00/15] Add Tegra194 PCIe support Vidya Sagar
2019-05-17 12:38 ` [PATCH V7 01/15] PCI: Add #defines for some of PCIe spec r4.0 features Vidya Sagar
2019-05-17 12:38 ` [PATCH V7 02/15] PCI: Disable MSI for Tegra194 root port Vidya Sagar
2019-05-21 10:27   ` Thierry Reding
2019-05-21 16:47     ` Vidya Sagar
2019-05-21 19:34       ` Vidya Sagar
2019-05-21 19:36       ` Bjorn Helgaas
2019-05-22  8:07         ` Vidya Sagar
2019-05-17 12:38 ` [PATCH V7 03/15] PCI: dwc: Perform dbi regs write lock towards the end Vidya Sagar
2019-05-21 10:29   ` Thierry Reding
2019-05-17 12:38 ` [PATCH V7 04/15] PCI: dwc: Move config space capability search API Vidya Sagar
2019-05-21 10:29   ` Thierry Reding
2019-05-21 21:17   ` Bjorn Helgaas
2019-05-22  8:56     ` Vidya Sagar
2019-05-22 14:02       ` Bjorn Helgaas
2019-05-24 14:46         ` Vidya Sagar
2019-05-17 12:38 ` [PATCH V7 05/15] PCI: dwc: Add ext " Vidya Sagar
2019-05-21 10:36   ` Thierry Reding
2019-05-21 17:14     ` Vidya Sagar
2019-05-17 12:38 ` [PATCH V7 06/15] dt-bindings: PCI: designware: Add binding for CDM register check Vidya Sagar
2019-05-21 10:37   ` Thierry Reding
2019-05-24 20:23   ` Rob Herring
2019-05-17 12:38 ` [PATCH V7 07/15] PCI: dwc: Add support to enable " Vidya Sagar
2019-05-21 10:38   ` Thierry Reding
2019-05-17 12:38 ` [PATCH V7 08/15] dt-bindings: Add PCIe supports-clkreq property Vidya Sagar
2019-05-21 10:39   ` Thierry Reding
2019-05-17 12:38 ` [PATCH V7 09/15] dt-bindings: PCI: tegra: Add device tree support for Tegra194 Vidya Sagar
2019-05-21 10:51   ` Thierry Reding
2019-05-21 18:00     ` Vidya Sagar
2019-05-24 20:26   ` Rob Herring
2019-05-17 12:38 ` [PATCH V7 10/15] dt-bindings: PHY: P2U: Add Tegra194 P2U block Vidya Sagar
2019-05-21 10:52   ` Thierry Reding
2019-05-17 12:38 ` [PATCH V7 11/15] arm64: tegra: Add P2U and PCIe controller nodes to Tegra194 DT Vidya Sagar
2019-05-17 13:03   ` Ard Biesheuvel [this message]
2019-05-17 17:38     ` Vidya Sagar
2019-05-17 12:38 ` [PATCH V7 12/15] arm64: tegra: Enable PCIe slots in P2972-0000 board Vidya Sagar
2019-05-21 10:54   ` Thierry Reding
2019-05-21 18:17     ` Vidya Sagar
2019-05-22 13:48       ` Thierry Reding
2019-05-17 12:38 ` [PATCH V7 13/15] phy: tegra: Add PCIe PIPE2UPHY support Vidya Sagar
2019-05-21 11:00   ` Thierry Reding
2019-05-21 19:37     ` Vidya Sagar
2019-05-21 11:00   ` Thierry Reding
2019-05-22  8:59     ` Vidya Sagar
2019-05-17 12:38 ` [PATCH V7 14/15] PCI: tegra: Add Tegra194 PCIe support Vidya Sagar
2019-05-21 11:41   ` Thierry Reding
2019-05-22 12:05     ` Vidya Sagar
2019-05-22 14:14       ` Thierry Reding
2019-05-24 18:07         ` Vidya Sagar
2019-05-17 12:38 ` [PATCH V7 15/15] arm64: Add Tegra194 PCIe driver to defconfig Vidya Sagar

Reply instructions:

You may reply publically to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to='CAKv+Gu909VM9o9AP4CfO_w6V9u=dgjONrjKhtWDCxZUE-zNwAA@mail.gmail.com' \
    --to=ard.biesheuvel@linaro.org \
    --cc=bhelgaas@google.com \
    --cc=catalin.marinas@arm.com \
    --cc=devicetree@vger.kernel.org \
    --cc=gustavo.pimentel@synopsys.com \
    --cc=jingoohan1@gmail.com \
    --cc=jonathanh@nvidia.com \
    --cc=kishon@ti.com \
    --cc=kthota@nvidia.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-pci@vger.kernel.org \
    --cc=linux-tegra@vger.kernel.org \
    --cc=lorenzo.pieralisi@arm.com \
    --cc=mark.rutland@arm.com \
    --cc=mmaddireddy@nvidia.com \
    --cc=mperttunen@nvidia.com \
    --cc=robh+dt@kernel.org \
    --cc=sagar.tv@gmail.com \
    --cc=thierry.reding@gmail.com \
    --cc=vidyas@nvidia.com \
    --cc=will.deacon@arm.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link

Linux-ARM-Kernel Archive on lore.kernel.org

Archives are clonable:
	git clone --mirror https://lore.kernel.org/linux-arm-kernel/0 linux-arm-kernel/git/0.git
	git clone --mirror https://lore.kernel.org/linux-arm-kernel/1 linux-arm-kernel/git/1.git

	# If you have public-inbox 1.1+ installed, you may
	# initialize and index your mirror using the following commands:
	public-inbox-init -V2 linux-arm-kernel linux-arm-kernel/ https://lore.kernel.org/linux-arm-kernel \
		linux-arm-kernel@lists.infradead.org
	public-inbox-index linux-arm-kernel

Example config snippet for mirrors

Newsgroup available over NNTP:
	nntp://nntp.lore.kernel.org/org.infradead.lists.linux-arm-kernel


AGPL code for this site: git clone https://public-inbox.org/public-inbox.git