From: Wan Ahmad Zainie <wan.ahmad.zainie.wan.mohamad@intel.com>
To: bhelgaas@google.com, robh+dt@kernel.org, lorenzo.pieralisi@arm.com
Cc: linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
andriy.shevchenko@linux.intel.com, mgross@linux.intel.com,
lakshmi.bai.raja.subramanian@intel.com,
wan.ahmad.zainie.wan.mohamad@intel.com
Subject: [PATCH 0/2] PCI: keembay: Add support for Intel Keem Bay
Date: Tue, 27 Oct 2020 14:00:09 +0800 [thread overview]
Message-ID: <20201027060011.25893-1-wan.ahmad.zainie.wan.mohamad@intel.com> (raw)
Hi.
The first patch is to document DT bindings for Keem Bay PCIe controller
for both Root Complex and Endpoint modes.
The second patch is the driver file, a glue driver. Keem Bay PCIe
controller is based on DesignWare PCIe IP.
The patch was tested with Keem Bay evaluation module board, with A0
stepping.
Thank you.
Best regards,
Zainie
Wan Ahmad Zainie (2):
dt-bindings: PCI: Add Intel Keem Bay PCIe controller
PCI: keembay: Add support for Intel Keem Bay
.../bindings/pci/intel,keembay-pcie-ep.yaml | 86 +++
.../bindings/pci/intel,keembay-pcie.yaml | 120 ++++
drivers/pci/controller/dwc/Kconfig | 24 +
drivers/pci/controller/dwc/Makefile | 1 +
drivers/pci/controller/dwc/pcie-keembay.c | 658 ++++++++++++++++++
5 files changed, 889 insertions(+)
create mode 100644 Documentation/devicetree/bindings/pci/intel,keembay-pcie-ep.yaml
create mode 100644 Documentation/devicetree/bindings/pci/intel,keembay-pcie.yaml
create mode 100644 drivers/pci/controller/dwc/pcie-keembay.c
--
2.17.1
next reply other threads:[~2020-10-27 6:02 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-10-27 6:00 Wan Ahmad Zainie [this message]
2020-10-27 6:00 ` [PATCH 1/2] dt-bindings: PCI: Add Intel Keem Bay PCIe controller Wan Ahmad Zainie
2020-10-28 13:57 ` Rob Herring
2020-10-28 14:42 ` Rob Herring
2020-10-30 13:04 ` Wan Mohamad, Wan Ahmad Zainie
2020-10-30 14:55 ` Rob Herring
2020-11-03 6:01 ` Wan Mohamad, Wan Ahmad Zainie
2020-10-27 6:00 ` [PATCH 2/2] PCI: keembay: Add support for Intel Keem Bay Wan Ahmad Zainie
2020-10-28 14:22 ` Rob Herring
2020-10-28 15:34 ` Andy Shevchenko
2020-11-03 4:58 ` Wan Mohamad, Wan Ahmad Zainie
2020-11-03 22:22 ` Bjorn Helgaas
2020-11-04 9:36 ` Andy Shevchenko
2020-11-04 12:03 ` Wan Mohamad, Wan Ahmad Zainie
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20201027060011.25893-1-wan.ahmad.zainie.wan.mohamad@intel.com \
--to=wan.ahmad.zainie.wan.mohamad@intel.com \
--cc=andriy.shevchenko@linux.intel.com \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=lakshmi.bai.raja.subramanian@intel.com \
--cc=linux-pci@vger.kernel.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=mgross@linux.intel.com \
--cc=robh+dt@kernel.org \
--subject='Re: [PATCH 0/2] PCI: keembay: Add support for Intel Keem Bay' \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).