messages from 2018-12-09 16:30:52 to 2019-01-08 04:17:40 UTC [more...]
[PATCH] RISCV:IRQ: Adds Err column to /proc/interrupts
2019-01-08 4:17 UTC (5+ messages)
[GIT PULL] RISC-V Updates for the 4.21 Merge Window, Part 1
2019-01-08 1:34 UTC (2+ messages)
[PATCH] arch: unexport asm/shmparam.h for all architectures
2019-01-07 23:38 UTC
[PATCH 0/3] Hugetlbfs support for riscv
2019-01-07 21:52 UTC (6+ messages)
` [PATCH 1/3] riscv: Introduce huge page support for 32/64bit kernel
` [PATCH 2/3] riscv: Fix wrong comment about task size for riscv64
` [PATCH 3/3] riscv: Adjust mmap base address at a third of task size
[PATCH 0/5] Fixmap support and MM cleanups
2019-01-07 16:10 UTC (6+ messages)
` [PATCH 1/5] RISC-V: Move free_initrd_mem() to kernel/setup.c
` [PATCH 2/5] RISC-V: Setup init_mm before parse_early_param()
` [PATCH 3/5] RISC-V: Move setup_bootmem() to mm/init.c
` [PATCH 4/5] RISC-V: Move setup_vm() "
` [PATCH 5/5] RISC-V: Implement compile-time fixed mappings
[PATCH] tools uapi: fix RISC-V 64-bit support
2019-01-07 15:55 UTC (4+ messages)
[PATCH] RISC-V: Fix of_node_* refcount
2019-01-07 14:16 UTC (4+ messages)
` [PATCH] RISC-V: fix bad use of of_node_put
[PATCH v2 0/4] Timer code cleanup
2019-01-07 8:56 UTC (9+ messages)
` [PATCH v2 1/4] dt-bindings: Correct RISC-V's timebase-frequency
` [PATCH v2 2/4] RISC-V: Support per-hart timebase-frequency
` [PATCH v2 3/4] RISC-V: Remove per cpu clocksource
` [PATCH v2 4/4] RISC-V: Fix non-smp kernel boot on SMP systems
[PATCH v7 00/22] ptrace: add PTRACE_GET_SYSCALL_INFO request
2019-01-07 2:54 UTC (3+ messages)
` [PATCH v7 17/22] riscv: define syscall_get_arch()
` [PATCH v7 20/22] syscall_get_arch: add "struct task_struct *" argument
[PATCH] RISCV:IRQ: Support IRQ_WORK interrupts with self IPI
2019-01-06 13:32 UTC
[PATCH 0/3] Non-smp configuration fix
2019-01-06 2:14 UTC (9+ messages)
` [PATCH 1/3] RISC-V: Do not wait indefinitely in __cpu_up
` [PATCH 2/3] RISC-V: Move cpuid to hartid mapping to SMP
` [PATCH 3/3] RISC-V: Fix non-smp kernel boot on SMP systems
[PATCH 1/5] riscv: remove redundant kernel-space generic-y
2019-01-06 1:56 UTC (6+ messages)
` [PATCH 2/5] arch: remove stale comments "UAPI Header export list"
` [PATCH 3/5] kbuild: generate asm-generic wrappers if mandatory headers are missing
` [PATCH 4/5] arch: remove redundant generic-y defines
` [PATCH 5/5] kbuild: warn redundant generic-y
[PATCH 0/7] arch: riscv: add DT file support, starting with the SiFive HiFive-U
2019-01-05 1:10 UTC (16+ messages)
` [PATCH 1/7] arch: riscv: add support for building DTB files from DT source data
` [PATCH 2/7] dt-bindings: riscv: sifive: add documentation for the SiFive FU540
` [PATCH 3/7] dt-bindings: riscv: cpus: add E51 cores to the list of documented CPUs
` [PATCH 4/7] dt-bindings: riscv: cpus: add U54 "
` [PATCH 5/7] riscv: dts: add initial support for the SiFive FU540-C000 SoC
` [PATCH 6/7] dt-binding: riscv: sifive: add documentation for FU540-based boards
` [PATCH 7/7] riscv: dts: add initial board data for the SiFive HiFive Unleashed
[PATCH] riscv: remove redundant kernel-space generic-y
2019-01-04 15:03 UTC (3+ messages)
[RFC v2 0/2] PWM support for HiFive Unleashed
2019-01-04 5:14 UTC (9+ messages)
` [RFC v2 1/2] pwm: sifive: Add DT documentation for SiFive PWM Controller
` [RFC v2 2/2] pwm: sifive: Add a driver for SiFive SoC PWM
BUG: FP registers leak across execve
2019-01-04 3:12 UTC (4+ messages)
[PATCH] riscv: don't stop itself in smp_send_stop
2019-01-03 19:22 UTC (7+ messages)
` [PATCH v2] "
[PATCH] RISC-V: Add _TIF_NEED_RESCHED check for kernel thread when CONFIG_PREEMPT=y
2019-01-03 5:45 UTC (2+ messages)
[PATCH] RISC-V: Add CONFIG_PREEMPT=y to defconfig
2019-01-03 5:29 UTC (9+ messages)
[PATCH] RISCV:Kernel: Cleanup RISCV Kernel header files
2019-01-02 13:10 UTC
Wiki for Linux development
2019-01-01 19:07 UTC (2+ messages)
lists.infradead.org mailing list memberships reminder
2019-01-01 13:00 UTC
[PATCH v4 0/5] IRQ affinity support in PLIC driver
2018-12-27 11:18 UTC (6+ messages)
` [PATCH v4 1/5] irqchip: sifive-plic: Pre-compute context hart base and enable base
` [PATCH v4 2/5] irqchip: sifive-plic: Don't inline plic_toggle() and plic_irq_toggle()
` [PATCH v4 3/5] irqchip: sifive-plic: Add warning in plic_init() if handler already present
` [PATCH v4 4/5] irqchip: sifive-plic: Differentiate between PLIC handler and context
` [PATCH v4 5/5] irqchip: sifive-plic: Implement irq_set_affinity() for SMP host
[PATCH v3 0/6] IRQ affinity support in PLIC driver
2018-12-27 5:27 UTC (20+ messages)
` [PATCH v3 1/6] irqchip: sifive-plic: Pre-compute context hart base and enable base
` [PATCH v3 2/6] irqchip: sifive-plic: Add struct plic_hw for global PLIC HW details
` [PATCH v3 3/6] irqchip: sifive-plic: More flexible plic_irq_toggle()
` [PATCH v3 4/6] irqchip: sifive-plic: Add warning in plic_init() if handler already present
` [PATCH v3 6/6] irqchip: sifive-plic: Implement irq_set_affinity() for SMP host
[PATCH] RISC-V: defconfig: Enable Generic PCIE by default
2018-12-26 16:52 UTC (8+ messages)
[PATCH] RISC-V: Make BSS section as the last section in vmlinux.lds.S
2018-12-23 14:58 UTC (6+ messages)
[PATCH v2] RISC-V: defconfig: Enable Generic PCIE by default
2018-12-22 0:25 UTC (2+ messages)
[PATCH v2] RISC-V: Make BSS section as the last section in vmlinux.lds.S
2018-12-20 6:16 UTC (2+ messages)
[PATCH 19/25] clocksource/drivers/riscv_timer: Provide the sched_clock
2018-12-18 21:28 UTC (2+ messages)
` [PATCH 20/25] clocksource/drivers/riscv: Change name riscv_timer to timer-riscv
[PATCH v3] riscv: don't stop itself in smp_send_stop
2018-12-18 8:50 UTC (3+ messages)
[PATCH] arch: riscv: support kernel command line forcing when no DTB passed
2018-12-18 3:15 UTC
[PATCH 1/2] MAINTAINERS: SiFive drivers: change the git tree to a SiFive git tree
2018-12-18 0:09 UTC (2+ messages)
` [PATCH 2/2] MAINTAINERS: SiFive drivers: add myself as a SiFive driver maintainer
[PATCH] riscv: Add pte bit to distinguish swap from invalid
2018-12-17 18:37 UTC (2+ messages)
[PATCH v2 0/6] sparsemem support for RISC-V
2018-12-17 16:50 UTC (4+ messages)
` [PATCH v2 6/6] RISC-V: Implement sparsemem
riscv-tests-benchmarks tools not working on qemu linux
2018-12-17 12:41 UTC (3+ messages)
` [sw-dev] "
[PATCH v1 0/9] mm: PG_reserved cleanups and documentation
2018-12-17 11:38 UTC (14+ messages)
` [PATCH v1 1/9] agp: efficeon: no need to set PG_reserved on GATT tables
` [PATCH v1 2/9] s390/vdso: don't clear PG_reserved
` [PATCH v1 3/9] powerpc/vdso: "
` [PATCH v1 4/9] riscv/vdso: "
` [PATCH v1 5/9] m68k/mm: use __ClearPageReserved()
` [PATCH v1 6/9] arm64: kexec: no need to ClearPageReserved()
` [PATCH v1 7/9] arm64: kdump: No need to mark crashkernel pages manually PG_reserved
` [PATCH v1 8/9] ia64: perfmon: Don't mark buffer pages as PG_reserved
` [PATCH v1 9/9] mm: better document PG_reserved
[PATCH v6 00/27] ptrace: add PTRACE_GET_SYSCALL_INFO request
2018-12-14 20:15 UTC (4+ messages)
` [PATCH v6 19/27] riscv: define syscall_get_arch()
` [PATCH v6 24/27] syscall_get_arch: add "struct task_struct *" argument
[PATCH 0/2] Fix next-audit branch
2018-12-14 1:57 UTC (4+ messages)
` [PATCH 1/2] riscv: define NR_syscalls in unistd.h
` [PATCH 2/2] riscv: define CREATE_TRACE_POINTS in ptrace.c
[RFT PATCH v1 0/4] Unify CPU topology across ARM64 & RISC-V
2018-12-12 18:23 UTC (13+ messages)
` [RFT PATCH v1 1/4] Documentation: DT: arm: add support for sockets defining package boundaries
` [RFT PATCH v1 2/4] dt-binding: cpu-topology: Move cpu-map to a common binding
BUG: Bad page map
2018-12-11 10:33 UTC (4+ messages)
[PATCH] riscv: restore asm/syscalls.h UAPI header
2018-12-11 8:09 UTC
[PATCH 0/2] riscv: enable syscalls tracepoints
2018-12-10 20:48 UTC (3+ messages)
[PATCH 1/5] clocksource/drivers/riscv: Change name riscv_timer to timer-riscv
2018-12-10 17:45 UTC (2+ messages)
[PATCH v2 0/2] Provide sched_clock for riscv_timer
2018-12-10 17:31 UTC (3+ messages)
[PATCH v5 00/25] ptrace: add PTRACE_GET_SYSCALL_INFO request
2018-12-10 4:31 UTC (3+ messages)
` [PATCH v5 17/25] riscv: define syscall_get_arch()
` [PATCH v5 22/25] syscall_get_arch: add "struct task_struct *" argument
page: next (older) | prev (newer) | latest
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).