From: Sumit Gupta <sumitg@nvidia.com>
To: <krzysztof.kozlowski@linaro.org>, <treding@nvidia.com>,
<jonathanh@nvidia.com>, <linux-kernel@vger.kernel.org>,
<linux-tegra@vger.kernel.org>
Cc: <bbasu@nvidia.com>, <talho@nvidia.com>, <sumitg@nvidia.com>
Subject: [Patch RESEND 0/4] Tegra234 Memory Interconnect followup changes
Date: Wed, 21 Jun 2023 19:13:56 +0530 [thread overview]
Message-ID: <20230621134400.23070-1-sumitg@nvidia.com> (raw)
This patch set adds VIC, NVDEC, NVENC, NVJPG, NVDISPLAY clients
of Memory Controller to the Tegra234 MC clients table. It also
improves error handling when some MRQ's are not supported by a
platform. For Example:
- Avoid "tegra186_emc_probe" failure if the "MRQ_EMC_DVFS_LATENCY"
is not supported.
- Avoid Error returned by icc_set_bw() in the MC client drivers if
the "MRQ_BWMGR_INT" is not supported.
Sumit Gupta (4):
memory: tegra: sort tegra234_mc_clients table as per register offsets
memory: tegra: Add clients used by DRM in Tegra234
memory: tegra: add check if MRQ_EMC_DVFS_LATENCY is supported
memory: tegra: make icc_set_bw return zero if BWMGR not supported
drivers/memory/tegra/tegra186-emc.c | 136 ++++---
drivers/memory/tegra/tegra234.c | 604 +++++++++++++++++-----------
2 files changed, 435 insertions(+), 305 deletions(-)
--
2.17.1
next reply other threads:[~2023-06-21 13:44 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-06-21 13:43 Sumit Gupta [this message]
2023-06-21 13:43 ` [Patch RESEND 1/4] memory: tegra: sort tegra234_mc_clients table as per register offsets Sumit Gupta
2023-07-10 10:08 ` Krzysztof Kozlowski
2023-07-10 16:48 ` Sumit Gupta
2023-07-12 19:40 ` Krzysztof Kozlowski
2023-07-13 15:00 ` Thierry Reding
2023-06-21 13:43 ` [Patch RESEND 2/4] memory: tegra: Add clients used by DRM in Tegra234 Sumit Gupta
2023-07-13 15:01 ` Thierry Reding
2023-06-21 13:43 ` [Patch RESEND 3/4] memory: tegra: add check if MRQ_EMC_DVFS_LATENCY is supported Sumit Gupta
2023-07-13 15:02 ` Thierry Reding
2023-06-21 13:44 ` [Patch RESEND 4/4] memory: tegra: make icc_set_bw return zero if BWMGR not supported Sumit Gupta
2023-07-13 15:03 ` Thierry Reding
2023-07-25 18:29 ` Jon Hunter
2023-07-25 20:11 ` Krzysztof Kozlowski
2023-07-14 4:10 ` [Patch RESEND 0/4] Tegra234 Memory Interconnect followup changes Krzysztof Kozlowski
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230621134400.23070-1-sumitg@nvidia.com \
--to=sumitg@nvidia.com \
--cc=bbasu@nvidia.com \
--cc=jonathanh@nvidia.com \
--cc=krzysztof.kozlowski@linaro.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-tegra@vger.kernel.org \
--cc=talho@nvidia.com \
--cc=treding@nvidia.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).