From: Matthias Brugger <matthias.bgg@gmail.com>
To: Allen-KH Cheng <allen-kh.cheng@mediatek.com>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>,
Chun-Kuang Hu <chunkuang.hu@kernel.org>
Cc: Project_Global_Chrome_Upstream_Group@mediatek.com,
devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org,
Chen-Yu Tsai <wenst@chromium.org>,
Ryder Lee <ryder.lee@kernel.org>, Hui Liu <hui.liu@mediatek.com>
Subject: Re: [PATCH v4 18/22] arm64: dts: mt8192: Add display nodes
Date: Fri, 25 Mar 2022 16:47:36 +0100 [thread overview]
Message-ID: <09b8c4d2-6cdd-b41b-4913-f9f2f7f4d7c7@gmail.com> (raw)
In-Reply-To: <20220318144534.17996-19-allen-kh.cheng@mediatek.com>
On 18/03/2022 15:45, Allen-KH Cheng wrote:
> Add display nodes for mt8192 SoC.
>
> Signed-off-by: Allen-KH Cheng <allen-kh.cheng@mediatek.com>
> Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
> ---
> arch/arm64/boot/dts/mediatek/mt8192.dtsi | 111 +++++++++++++++++++++++
> 1 file changed, 111 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/mediatek/mt8192.dtsi b/arch/arm64/boot/dts/mediatek/mt8192.dtsi
> index a77d405dd508..59183fb6c80b 100644
> --- a/arch/arm64/boot/dts/mediatek/mt8192.dtsi
> +++ b/arch/arm64/boot/dts/mediatek/mt8192.dtsi
> @@ -1205,6 +1205,13 @@
> #clock-cells = <1>;
> };
>
> + mutex: mutex@14001000 {
> + compatible = "mediatek,mt8192-disp-mutex";
> + reg = <0 0x14001000 0 0x1000>;
> + interrupts = <GIC_SPI 252 IRQ_TYPE_LEVEL_HIGH 0>;
> + clocks = <&mmsys CLK_MM_DISP_MUTEX0>;
We are missing power-domains property.
> + };
> +
> smi_common: smi@14002000 {
> compatible = "mediatek,mt8192-smi-common";
> reg = <0 0x14002000 0 0x1000>;
> @@ -1236,6 +1243,110 @@
> power-domains = <&spm MT8192_POWER_DOMAIN_DISP>;
> };
>
> + ovl0: ovl@14005000 {
> + compatible = "mediatek,mt8192-disp-ovl";
> + reg = <0 0x14005000 0 0x1000>;
> + interrupts = <GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH 0>;
> + clocks = <&mmsys CLK_MM_DISP_OVL0>;
> + iommus = <&iommu0 M4U_PORT_L0_OVL_RDMA0>,
> + <&iommu0 M4U_PORT_L0_OVL_RDMA0_HDR>;
> + power-domains = <&spm MT8192_POWER_DOMAIN_DISP>;
> + };
> +
> + ovl_2l0: ovl@14006000 {
> + compatible = "mediatek,mt8192-disp-ovl-2l";
> + reg = <0 0x14006000 0 0x1000>;
> + interrupts = <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH 0>;
> + power-domains = <&spm MT8192_POWER_DOMAIN_DISP>;
> + clocks = <&mmsys CLK_MM_DISP_OVL0_2L>;
> + iommus = <&iommu0 M4U_PORT_L1_OVL_2L_RDMA0>,
> + <&iommu0 M4U_PORT_L1_OVL_2L_RDMA0_HDR>;
olv and ovl-2l binding mention that the node should be a sibling of mmsys, but
this does not hold anymore, correct? Chun-Kuang can you help to fix the binding
description?
> + };
> +
> + rdma0: rdma@14007000 {
> + compatible = "mediatek,mt8192-disp-rdma";
> + reg = <0 0x14007000 0 0x1000>;
> + interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH 0>;
> + clocks = <&mmsys CLK_MM_DISP_RDMA0>;
> + iommus = <&iommu0 M4U_PORT_L0_DISP_RDMA0>;
> + mediatek,larb = <&larb0>;
> + mediatek,rdma-fifo-size = <5120>;
> + power-domains = <&spm MT8192_POWER_DOMAIN_DISP>;
Same here, bindings says it should be a sibling of mmsys. Apart from that the
maximal rdma-fifo-size isn't specified for all SoCs including mt1892.
> + };
> +
> + color0: color@14009000 {
> + compatible = "mediatek,mt8192-disp-color",
> + "mediatek,mt8173-disp-color";
> + reg = <0 0x14009000 0 0x1000>;
> + interrupts = <GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH 0>;
> + power-domains = <&spm MT8192_POWER_DOMAIN_DISP>;
> + clocks = <&mmsys CLK_MM_DISP_COLOR0>;
> + };
Same here, binding description needs fixed, please check for other bindings as
well. The node here looks good.
> +
> + ccorr0: ccorr@1400a000 {
> + compatible = "mediatek,mt8192-disp-ccorr";
> + reg = <0 0x1400a000 0 0x1000>;
> + interrupts = <GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH 0>;
> + power-domains = <&spm MT8192_POWER_DOMAIN_DISP>;
> + clocks = <&mmsys CLK_MM_DISP_CCORR0>;
> + };
> +
> + aal0: aal@1400b000 {
> + compatible = "mediatek,mt8192-disp-aal",
> + "mediatek,mt8193-disp-aal";
> + reg = <0 0x1400b000 0 0x1000>;
> + interrupts = <GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH 0>;
> + power-domains = <&spm MT8192_POWER_DOMAIN_DISP>;
> + clocks = <&mmsys CLK_MM_DISP_AAL0>;
> + };
> +
> + gamma0: gamma@1400c000 {
> + compatible = "mediatek,mt8192-disp-gamma",
> + "mediatek,mt8183-disp-gamma";
> + reg = <0 0x1400c000 0 0x1000>;
> + interrupts = <GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH 0>;
> + power-domains = <&spm MT8192_POWER_DOMAIN_DISP>;
> + clocks = <&mmsys CLK_MM_DISP_GAMMA0>;
> + };
> +
> + postmask0: postmask@1400d000 {
> + compatible = "mediatek,mt8192-disp-postmask";
> + reg = <0 0x1400d000 0 0x1000>;
> + interrupts = <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH 0>;
> + power-domains = <&spm MT8192_POWER_DOMAIN_DISP>;
> + clocks = <&mmsys CLK_MM_DISP_POSTMASK0>;
> + iommus = <&iommu0 M4U_PORT_L0_DISP_POSTMASK0>;
No iommus mentioned in binding description.
Regards,
Matthias
> + };
> +
> + dither0: dither@1400e000 {
> + compatible = "mediatek,mt8192-disp-dither",
> + "mediatek,mt8183-disp-dither";
> + reg = <0 0x1400e000 0 0x1000>;
> + interrupts = <GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH 0>;
> + power-domains = <&spm MT8192_POWER_DOMAIN_DISP>;
> + clocks = <&mmsys CLK_MM_DISP_DITHER0>;
> + };
> +
> + ovl_2l2: ovl@14014000 {
> + compatible = "mediatek,mt8192-disp-ovl-2l";
> + reg = <0 0x14014000 0 0x1000>;
> + interrupts = <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH 0>;
> + power-domains = <&spm MT8192_POWER_DOMAIN_DISP>;
> + clocks = <&mmsys CLK_MM_DISP_OVL2_2L>;
> + iommus = <&iommu0 M4U_PORT_L1_OVL_2L_RDMA2>,
> + <&iommu0 M4U_PORT_L1_OVL_2L_RDMA2_HDR>;
> + };
> +
> + rdma4: rdma@14015000 {
> + compatible = "mediatek,mt8192-disp-rdma";
> + reg = <0 0x14015000 0 0x1000>;
> + interrupts = <GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH 0>;
> + power-domains = <&spm MT8192_POWER_DOMAIN_DISP>;
> + clocks = <&mmsys CLK_MM_DISP_RDMA4>;
> + iommus = <&iommu0 M4U_PORT_L1_DISP_RDMA4>;
> + mediatek,rdma-fifo-size = <2048>;
> + };
> +
> dpi0: dpi@14016000 {
> compatible = "mediatek,mt8192-dpi";
> reg = <0 0x14016000 0 0x1000>;
next prev parent reply other threads:[~2022-03-25 15:47 UTC|newest]
Thread overview: 77+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-03-18 14:45 [PATCH v4 00/22] Add driver nodes for MT8192 SoC Allen-KH Cheng
2022-03-18 14:45 ` [PATCH v4 01/22] arm64: dts: mt8192: Add pwrap node Allen-KH Cheng
2022-03-23 17:15 ` Matthias Brugger
2022-03-18 14:45 ` [PATCH v4 02/22] arm64: dts: mt8192: Add spmi node Allen-KH Cheng
2022-03-23 17:16 ` Matthias Brugger
2022-03-18 14:45 ` [PATCH v4 03/22] arm64: dts: mt8192: Add gce node Allen-KH Cheng
2022-03-23 17:24 ` Matthias Brugger
2022-03-29 20:11 ` Nícolas F. R. A. Prado
2022-03-18 14:45 ` [PATCH v4 04/22] arm64: dts: mt8192: Add SCP node Allen-KH Cheng
2022-03-21 12:04 ` AngeloGioacchino Del Regno
2022-03-22 20:28 ` Nícolas F. R. A. Prado
2022-03-23 17:26 ` Matthias Brugger
2022-03-18 14:45 ` [PATCH v4 05/22] arm64: dts: mt8192: Add usb-phy node Allen-KH Cheng
2022-03-21 12:04 ` AngeloGioacchino Del Regno
2022-03-21 22:22 ` Nícolas F. R. A. Prado
2022-03-24 12:28 ` Matthias Brugger
2022-03-18 14:45 ` [PATCH v4 06/22] arm64: dts: mt8192: Add xhci node Allen-KH Cheng
2022-03-21 22:26 ` Nícolas F. R. A. Prado
2022-03-24 13:45 ` Matthias Brugger
2022-03-18 14:45 ` [PATCH v4 07/22] arm64: dts: mt8192: Add audio-related nodes Allen-KH Cheng
2022-03-24 14:45 ` Matthias Brugger
2022-03-18 14:45 ` [PATCH v4 08/22] arm64: dts: mt8192: Add infracfg_rst node Allen-KH Cheng
2022-03-22 21:57 ` Nícolas F. R. A. Prado
[not found] ` <17bc30c64db3f3280993669a39edf3a11f76fb68.camel@mediatek.com>
2022-03-24 13:57 ` Nícolas F. R. A. Prado
2022-03-18 14:45 ` [PATCH v4 09/22] arm64: dts: mt8192: Add PCIe node Allen-KH Cheng
2022-03-21 12:04 ` AngeloGioacchino Del Regno
2022-03-22 22:18 ` Nícolas F. R. A. Prado
2022-03-24 17:44 ` Matthias Brugger
2022-03-18 14:45 ` [PATCH v4 10/22] arm64: dts: mt8192: Fix nor_flash status disable typo Allen-KH Cheng
2022-03-18 23:52 ` Miles Chen
2022-03-21 22:30 ` Nícolas F. R. A. Prado
2022-03-24 17:45 ` Matthias Brugger
2022-03-18 14:45 ` [PATCH v4 11/22] arm64: dts: mt8192: Add efuse node Allen-KH Cheng
2022-03-21 12:04 ` AngeloGioacchino Del Regno
2022-03-22 15:10 ` Nícolas F. R. A. Prado
2022-03-24 17:46 ` Matthias Brugger
2022-03-18 14:45 ` [PATCH v4 12/22] arm64: dts: mt8192: Add mmc device nodes Allen-KH Cheng
2022-03-22 14:34 ` Nícolas F. R. A. Prado
2022-03-24 17:53 ` Matthias Brugger
2022-03-18 14:45 ` [PATCH v4 13/22] arm64: dts: mt8192: Add mipi_tx node Allen-KH Cheng
2022-03-21 12:04 ` AngeloGioacchino Del Regno
2022-03-21 22:41 ` Nícolas F. R. A. Prado
2022-03-18 14:45 ` [PATCH v4 14/22] arm64: dts: mt8192: Add m4u and smi nodes Allen-KH Cheng
2022-03-25 10:58 ` Matthias Brugger
2022-03-18 14:45 ` [PATCH v4 15/22] arm64: dts: mt8192: Add H264 venc device node Allen-KH Cheng
2022-03-25 11:01 ` Matthias Brugger
2022-03-18 14:45 ` [PATCH v4 16/22] arm64: dts: mt8192: Add vcodec lat and core nodes Allen-KH Cheng
2022-03-21 12:04 ` AngeloGioacchino Del Regno
2022-03-25 15:22 ` Matthias Brugger
[not found] ` <af19b42faf9a510578e48d6f497e7d2069327195.camel@mediatek.com>
2022-03-29 9:58 ` Matthias Brugger
2022-03-18 14:45 ` [PATCH v4 17/22] arm64: dts: mt8192: Add dpi node Allen-KH Cheng
2022-03-21 12:04 ` AngeloGioacchino Del Regno
2022-03-25 15:24 ` Matthias Brugger
[not found] ` <e4edbb8d599fe202aa89f4dea88e6addfbeb4e0d.camel@mediatek.com>
2022-03-29 10:01 ` Matthias Brugger
2022-03-18 14:45 ` [PATCH v4 18/22] arm64: dts: mt8192: Add display nodes Allen-KH Cheng
2022-03-21 23:26 ` Nícolas F. R. A. Prado
[not found] ` <28c6f778b312b53ec22aec536dadfb3d7d85c35e.camel@mediatek.com>
2022-03-22 14:19 ` Nícolas F. R. A. Prado
2022-03-25 15:47 ` Matthias Brugger [this message]
2022-03-28 10:04 ` Matthias Brugger
2022-03-18 14:45 ` [PATCH v4 19/22] arm64: dts: mt8192: Add the mmsys reset bit to reset the dsi0 Allen-KH Cheng
2022-03-21 23:38 ` Rob Herring
2022-03-22 20:16 ` Nícolas F. R. A. Prado
2022-03-25 13:55 ` AngeloGioacchino Del Regno
2022-03-28 10:57 ` Matthias Brugger
2022-03-18 14:45 ` [PATCH v4 20/22] arm64: dts: mt8192: Add dsi node Allen-KH Cheng
2022-03-21 12:04 ` AngeloGioacchino Del Regno
2022-03-22 20:13 ` Nícolas F. R. A. Prado
2022-03-28 11:01 ` Matthias Brugger
2022-03-18 14:45 ` [PATCH v4 21/22] arm64: dts: mt8192: Add gce info for display nodes Allen-KH Cheng
2022-03-22 21:25 ` Nícolas F. R. A. Prado
2022-03-25 13:56 ` AngeloGioacchino Del Regno
2022-03-28 11:06 ` Matthias Brugger
2022-03-18 14:45 ` [PATCH v4 22/22] arm64: dts: mt8192: Add pwm node Allen-KH Cheng
2022-03-21 12:04 ` AngeloGioacchino Del Regno
2022-03-21 22:18 ` Nícolas F. R. A. Prado
2022-03-28 11:10 ` Matthias Brugger
[not found] ` <6ab86a35394879cf35fd9d780f8b7ab1695c931b.camel@mediatek.com>
2022-03-29 10:03 ` Matthias Brugger
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=09b8c4d2-6cdd-b41b-4913-f9f2f7f4d7c7@gmail.com \
--to=matthias.bgg@gmail.com \
--cc=Project_Global_Chrome_Upstream_Group@mediatek.com \
--cc=allen-kh.cheng@mediatek.com \
--cc=chunkuang.hu@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=hui.liu@mediatek.com \
--cc=krzysztof.kozlowski@canonical.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=robh+dt@kernel.org \
--cc=ryder.lee@kernel.org \
--cc=wenst@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).