* [PATCH 0/2] Add QUIRK for special HISPD bit in am65x-evm
@ 2019-03-29 14:22 Faiz Abbas
2019-03-29 14:22 ` [PATCH 1/2] mmc: sdhci: Add Quirk for enabling HISPD under special conditions Faiz Abbas
2019-03-29 14:22 ` [PATCH 2/2] mmc: sdhci_am654: Add QUIRK2_TI_HISPD_BIT Faiz Abbas
0 siblings, 2 replies; 7+ messages in thread
From: Faiz Abbas @ 2019-03-29 14:22 UTC (permalink / raw)
To: linux-kernel, linux-mmc; +Cc: ulf.hansson, adrian.hunter, faiz_abbas
The following patches add a QUIRK for enabling HISPD bit under special
conditions and set the QUIRK for am65x-evm.
Faiz Abbas (2):
mmc: sdhci: Add Quirk for enabling HISPD under special conditions
mmc: sdhci_am654: Add QUIRK2_TI_HISPD_BIT
drivers/mmc/host/sdhci.c | 36 ++++++++++++++++++++++------------
drivers/mmc/host/sdhci.h | 2 ++
drivers/mmc/host/sdhci_am654.c | 3 ++-
3 files changed, 28 insertions(+), 13 deletions(-)
--
2.19.2
^ permalink raw reply [flat|nested] 7+ messages in thread
* [PATCH 1/2] mmc: sdhci: Add Quirk for enabling HISPD under special conditions
2019-03-29 14:22 [PATCH 0/2] Add QUIRK for special HISPD bit in am65x-evm Faiz Abbas
@ 2019-03-29 14:22 ` Faiz Abbas
2019-04-01 8:51 ` Adrian Hunter
2019-03-29 14:22 ` [PATCH 2/2] mmc: sdhci_am654: Add QUIRK2_TI_HISPD_BIT Faiz Abbas
1 sibling, 1 reply; 7+ messages in thread
From: Faiz Abbas @ 2019-03-29 14:22 UTC (permalink / raw)
To: linux-kernel, linux-mmc; +Cc: ulf.hansson, adrian.hunter, faiz_abbas
Some controllers on TI devices requires the HISPD bit to be cleared
even in some high speed modes. Add a quirk that facilitates this
requirement.
Signed-off-by: Faiz Abbas <faiz_abbas@ti.com>
---
drivers/mmc/host/sdhci.c | 36 ++++++++++++++++++++++++------------
drivers/mmc/host/sdhci.h | 2 ++
2 files changed, 26 insertions(+), 12 deletions(-)
diff --git a/drivers/mmc/host/sdhci.c b/drivers/mmc/host/sdhci.c
index a8141ff9be03..ed4ed6054ddf 100644
--- a/drivers/mmc/host/sdhci.c
+++ b/drivers/mmc/host/sdhci.c
@@ -1916,18 +1916,30 @@ void sdhci_set_ios(struct mmc_host *mmc, struct mmc_ios *ios)
ctrl = sdhci_readb(host, SDHCI_HOST_CONTROL);
if (!(host->quirks & SDHCI_QUIRK_NO_HISPD_BIT)) {
- if (ios->timing == MMC_TIMING_SD_HS ||
- ios->timing == MMC_TIMING_MMC_HS ||
- ios->timing == MMC_TIMING_MMC_HS400 ||
- ios->timing == MMC_TIMING_MMC_HS200 ||
- ios->timing == MMC_TIMING_MMC_DDR52 ||
- ios->timing == MMC_TIMING_UHS_SDR50 ||
- ios->timing == MMC_TIMING_UHS_SDR104 ||
- ios->timing == MMC_TIMING_UHS_DDR50 ||
- ios->timing == MMC_TIMING_UHS_SDR25)
- ctrl |= SDHCI_CTRL_HISPD;
- else
- ctrl &= ~SDHCI_CTRL_HISPD;
+ if ((host->quirks2 & SDHCI_QUIRK2_TI_HISPD_BIT)) {
+ if (ios->timing == MMC_TIMING_MMC_HS400 ||
+ ios->timing == MMC_TIMING_MMC_HS200 ||
+ ios->timing == MMC_TIMING_MMC_DDR52 ||
+ ios->timing == MMC_TIMING_UHS_SDR50 ||
+ ios->timing == MMC_TIMING_UHS_SDR104 ||
+ ios->timing == MMC_TIMING_UHS_DDR50)
+ ctrl |= SDHCI_CTRL_HISPD;
+ else
+ ctrl &= ~SDHCI_CTRL_HISPD;
+ } else {
+ if (ios->timing == MMC_TIMING_SD_HS ||
+ ios->timing == MMC_TIMING_MMC_HS ||
+ ios->timing == MMC_TIMING_MMC_HS400 ||
+ ios->timing == MMC_TIMING_MMC_HS200 ||
+ ios->timing == MMC_TIMING_MMC_DDR52 ||
+ ios->timing == MMC_TIMING_UHS_SDR50 ||
+ ios->timing == MMC_TIMING_UHS_SDR104 ||
+ ios->timing == MMC_TIMING_UHS_DDR50 ||
+ ios->timing == MMC_TIMING_UHS_SDR25)
+ ctrl |= SDHCI_CTRL_HISPD;
+ else
+ ctrl &= ~SDHCI_CTRL_HISPD;
+ }
}
if (host->version >= SDHCI_SPEC_300) {
diff --git a/drivers/mmc/host/sdhci.h b/drivers/mmc/host/sdhci.h
index 01002cba1359..aac026c5e184 100644
--- a/drivers/mmc/host/sdhci.h
+++ b/drivers/mmc/host/sdhci.h
@@ -485,6 +485,8 @@ struct sdhci_host {
* block count.
*/
#define SDHCI_QUIRK2_USE_32BIT_BLK_CNT (1<<18)
+/* Some TI devices need the high speed bit disabled even in high speed modes */
+#define SDHCI_QUIRK2_TI_HISPD_BIT (1<<19)
int irq; /* Device IRQ */
void __iomem *ioaddr; /* Mapped address */
--
2.19.2
^ permalink raw reply related [flat|nested] 7+ messages in thread* Re: [PATCH 1/2] mmc: sdhci: Add Quirk for enabling HISPD under special conditions
2019-03-29 14:22 ` [PATCH 1/2] mmc: sdhci: Add Quirk for enabling HISPD under special conditions Faiz Abbas
@ 2019-04-01 8:51 ` Adrian Hunter
2019-04-01 9:01 ` Faiz Abbas
0 siblings, 1 reply; 7+ messages in thread
From: Adrian Hunter @ 2019-04-01 8:51 UTC (permalink / raw)
To: Faiz Abbas, linux-kernel, linux-mmc; +Cc: ulf.hansson
On 29/03/19 4:22 PM, Faiz Abbas wrote:
> Some controllers on TI devices requires the HISPD bit to be cleared
> even in some high speed modes. Add a quirk that facilitates this
> requirement.
Could you use sdhci I/O accessors for this?
>
> Signed-off-by: Faiz Abbas <faiz_abbas@ti.com>
> ---
> drivers/mmc/host/sdhci.c | 36 ++++++++++++++++++++++++------------
> drivers/mmc/host/sdhci.h | 2 ++
> 2 files changed, 26 insertions(+), 12 deletions(-)
>
> diff --git a/drivers/mmc/host/sdhci.c b/drivers/mmc/host/sdhci.c
> index a8141ff9be03..ed4ed6054ddf 100644
> --- a/drivers/mmc/host/sdhci.c
> +++ b/drivers/mmc/host/sdhci.c
> @@ -1916,18 +1916,30 @@ void sdhci_set_ios(struct mmc_host *mmc, struct mmc_ios *ios)
> ctrl = sdhci_readb(host, SDHCI_HOST_CONTROL);
>
> if (!(host->quirks & SDHCI_QUIRK_NO_HISPD_BIT)) {
> - if (ios->timing == MMC_TIMING_SD_HS ||
> - ios->timing == MMC_TIMING_MMC_HS ||
> - ios->timing == MMC_TIMING_MMC_HS400 ||
> - ios->timing == MMC_TIMING_MMC_HS200 ||
> - ios->timing == MMC_TIMING_MMC_DDR52 ||
> - ios->timing == MMC_TIMING_UHS_SDR50 ||
> - ios->timing == MMC_TIMING_UHS_SDR104 ||
> - ios->timing == MMC_TIMING_UHS_DDR50 ||
> - ios->timing == MMC_TIMING_UHS_SDR25)
> - ctrl |= SDHCI_CTRL_HISPD;
> - else
> - ctrl &= ~SDHCI_CTRL_HISPD;
> + if ((host->quirks2 & SDHCI_QUIRK2_TI_HISPD_BIT)) {
> + if (ios->timing == MMC_TIMING_MMC_HS400 ||
> + ios->timing == MMC_TIMING_MMC_HS200 ||
> + ios->timing == MMC_TIMING_MMC_DDR52 ||
> + ios->timing == MMC_TIMING_UHS_SDR50 ||
> + ios->timing == MMC_TIMING_UHS_SDR104 ||
> + ios->timing == MMC_TIMING_UHS_DDR50)
> + ctrl |= SDHCI_CTRL_HISPD;
> + else
> + ctrl &= ~SDHCI_CTRL_HISPD;
> + } else {
> + if (ios->timing == MMC_TIMING_SD_HS ||
> + ios->timing == MMC_TIMING_MMC_HS ||
> + ios->timing == MMC_TIMING_MMC_HS400 ||
> + ios->timing == MMC_TIMING_MMC_HS200 ||
> + ios->timing == MMC_TIMING_MMC_DDR52 ||
> + ios->timing == MMC_TIMING_UHS_SDR50 ||
> + ios->timing == MMC_TIMING_UHS_SDR104 ||
> + ios->timing == MMC_TIMING_UHS_DDR50 ||
> + ios->timing == MMC_TIMING_UHS_SDR25)
> + ctrl |= SDHCI_CTRL_HISPD;
> + else
> + ctrl &= ~SDHCI_CTRL_HISPD;
> + }
> }
>
> if (host->version >= SDHCI_SPEC_300) {
> diff --git a/drivers/mmc/host/sdhci.h b/drivers/mmc/host/sdhci.h
> index 01002cba1359..aac026c5e184 100644
> --- a/drivers/mmc/host/sdhci.h
> +++ b/drivers/mmc/host/sdhci.h
> @@ -485,6 +485,8 @@ struct sdhci_host {
> * block count.
> */
> #define SDHCI_QUIRK2_USE_32BIT_BLK_CNT (1<<18)
> +/* Some TI devices need the high speed bit disabled even in high speed modes */
> +#define SDHCI_QUIRK2_TI_HISPD_BIT (1<<19)
>
> int irq; /* Device IRQ */
> void __iomem *ioaddr; /* Mapped address */
>
^ permalink raw reply [flat|nested] 7+ messages in thread* Re: [PATCH 1/2] mmc: sdhci: Add Quirk for enabling HISPD under special conditions
2019-04-01 8:51 ` Adrian Hunter
@ 2019-04-01 9:01 ` Faiz Abbas
2019-04-01 9:12 ` Adrian Hunter
0 siblings, 1 reply; 7+ messages in thread
From: Faiz Abbas @ 2019-04-01 9:01 UTC (permalink / raw)
To: Adrian Hunter, linux-kernel, linux-mmc; +Cc: ulf.hansson
Hi Adrian,
On 01/04/19 2:21 PM, Adrian Hunter wrote:
> On 29/03/19 4:22 PM, Faiz Abbas wrote:
>> Some controllers on TI devices requires the HISPD bit to be cleared
>> even in some high speed modes. Add a quirk that facilitates this
>> requirement.
>
> Could you use sdhci I/O accessors for this?
Can you elaborate? Not sure how this would be solved with
CONFIG_MMC_SDHCI_IO_ACCESSORS.
Thanks,
Faiz
>
>>
>> Signed-off-by: Faiz Abbas <faiz_abbas@ti.com>
>> ---
>> drivers/mmc/host/sdhci.c | 36 ++++++++++++++++++++++++------------
>> drivers/mmc/host/sdhci.h | 2 ++
>> 2 files changed, 26 insertions(+), 12 deletions(-)
>>
>> diff --git a/drivers/mmc/host/sdhci.c b/drivers/mmc/host/sdhci.c
>> index a8141ff9be03..ed4ed6054ddf 100644
>> --- a/drivers/mmc/host/sdhci.c
>> +++ b/drivers/mmc/host/sdhci.c
>> @@ -1916,18 +1916,30 @@ void sdhci_set_ios(struct mmc_host *mmc, struct mmc_ios *ios)
>> ctrl = sdhci_readb(host, SDHCI_HOST_CONTROL);
>>
>> if (!(host->quirks & SDHCI_QUIRK_NO_HISPD_BIT)) {
>> - if (ios->timing == MMC_TIMING_SD_HS ||
>> - ios->timing == MMC_TIMING_MMC_HS ||
>> - ios->timing == MMC_TIMING_MMC_HS400 ||
>> - ios->timing == MMC_TIMING_MMC_HS200 ||
>> - ios->timing == MMC_TIMING_MMC_DDR52 ||
>> - ios->timing == MMC_TIMING_UHS_SDR50 ||
>> - ios->timing == MMC_TIMING_UHS_SDR104 ||
>> - ios->timing == MMC_TIMING_UHS_DDR50 ||
>> - ios->timing == MMC_TIMING_UHS_SDR25)
>> - ctrl |= SDHCI_CTRL_HISPD;
>> - else
>> - ctrl &= ~SDHCI_CTRL_HISPD;
>> + if ((host->quirks2 & SDHCI_QUIRK2_TI_HISPD_BIT)) {
>> + if (ios->timing == MMC_TIMING_MMC_HS400 ||
>> + ios->timing == MMC_TIMING_MMC_HS200 ||
>> + ios->timing == MMC_TIMING_MMC_DDR52 ||
>> + ios->timing == MMC_TIMING_UHS_SDR50 ||
>> + ios->timing == MMC_TIMING_UHS_SDR104 ||
>> + ios->timing == MMC_TIMING_UHS_DDR50)
>> + ctrl |= SDHCI_CTRL_HISPD;
>> + else
>> + ctrl &= ~SDHCI_CTRL_HISPD;
>> + } else {
>> + if (ios->timing == MMC_TIMING_SD_HS ||
>> + ios->timing == MMC_TIMING_MMC_HS ||
>> + ios->timing == MMC_TIMING_MMC_HS400 ||
>> + ios->timing == MMC_TIMING_MMC_HS200 ||
>> + ios->timing == MMC_TIMING_MMC_DDR52 ||
>> + ios->timing == MMC_TIMING_UHS_SDR50 ||
>> + ios->timing == MMC_TIMING_UHS_SDR104 ||
>> + ios->timing == MMC_TIMING_UHS_DDR50 ||
>> + ios->timing == MMC_TIMING_UHS_SDR25)
>> + ctrl |= SDHCI_CTRL_HISPD;
>> + else
>> + ctrl &= ~SDHCI_CTRL_HISPD;
>> + }
>> }
>>
>> if (host->version >= SDHCI_SPEC_300) {
>> diff --git a/drivers/mmc/host/sdhci.h b/drivers/mmc/host/sdhci.h
>> index 01002cba1359..aac026c5e184 100644
>> --- a/drivers/mmc/host/sdhci.h
>> +++ b/drivers/mmc/host/sdhci.h
>> @@ -485,6 +485,8 @@ struct sdhci_host {
>> * block count.
>> */
>> #define SDHCI_QUIRK2_USE_32BIT_BLK_CNT (1<<18)
>> +/* Some TI devices need the high speed bit disabled even in high speed modes */
>> +#define SDHCI_QUIRK2_TI_HISPD_BIT (1<<19)
>>
>> int irq; /* Device IRQ */
>> void __iomem *ioaddr; /* Mapped address */
>>
>
^ permalink raw reply [flat|nested] 7+ messages in thread* Re: [PATCH 1/2] mmc: sdhci: Add Quirk for enabling HISPD under special conditions
2019-04-01 9:01 ` Faiz Abbas
@ 2019-04-01 9:12 ` Adrian Hunter
2019-04-01 10:44 ` Faiz Abbas
0 siblings, 1 reply; 7+ messages in thread
From: Adrian Hunter @ 2019-04-01 9:12 UTC (permalink / raw)
To: Faiz Abbas, linux-kernel, linux-mmc; +Cc: ulf.hansson
On 1/04/19 12:01 PM, Faiz Abbas wrote:
> Hi Adrian,
>
> On 01/04/19 2:21 PM, Adrian Hunter wrote:
>> On 29/03/19 4:22 PM, Faiz Abbas wrote:
>>> Some controllers on TI devices requires the HISPD bit to be cleared
>>> even in some high speed modes. Add a quirk that facilitates this
>>> requirement.
>>
>> Could you use sdhci I/O accessors for this?
>
> Can you elaborate? Not sure how this would be solved with
> CONFIG_MMC_SDHCI_IO_ACCESSORS.
In ->writeb()
if (reg == SDHCI_HOST_CONTROL) {
if (host->mmc->ios->timing == whatever)
val &= ~SDHCI_CTRL_HISPD;
}
writeb(val, host->ioaddr + reg);
>
> Thanks,
> Faiz
>
>>
>>>
>>> Signed-off-by: Faiz Abbas <faiz_abbas@ti.com>
>>> ---
>>> drivers/mmc/host/sdhci.c | 36 ++++++++++++++++++++++++------------
>>> drivers/mmc/host/sdhci.h | 2 ++
>>> 2 files changed, 26 insertions(+), 12 deletions(-)
>>>
>>> diff --git a/drivers/mmc/host/sdhci.c b/drivers/mmc/host/sdhci.c
>>> index a8141ff9be03..ed4ed6054ddf 100644
>>> --- a/drivers/mmc/host/sdhci.c
>>> +++ b/drivers/mmc/host/sdhci.c
>>> @@ -1916,18 +1916,30 @@ void sdhci_set_ios(struct mmc_host *mmc, struct mmc_ios *ios)
>>> ctrl = sdhci_readb(host, SDHCI_HOST_CONTROL);
>>>
>>> if (!(host->quirks & SDHCI_QUIRK_NO_HISPD_BIT)) {
>>> - if (ios->timing == MMC_TIMING_SD_HS ||
>>> - ios->timing == MMC_TIMING_MMC_HS ||
>>> - ios->timing == MMC_TIMING_MMC_HS400 ||
>>> - ios->timing == MMC_TIMING_MMC_HS200 ||
>>> - ios->timing == MMC_TIMING_MMC_DDR52 ||
>>> - ios->timing == MMC_TIMING_UHS_SDR50 ||
>>> - ios->timing == MMC_TIMING_UHS_SDR104 ||
>>> - ios->timing == MMC_TIMING_UHS_DDR50 ||
>>> - ios->timing == MMC_TIMING_UHS_SDR25)
>>> - ctrl |= SDHCI_CTRL_HISPD;
>>> - else
>>> - ctrl &= ~SDHCI_CTRL_HISPD;
>>> + if ((host->quirks2 & SDHCI_QUIRK2_TI_HISPD_BIT)) {
>>> + if (ios->timing == MMC_TIMING_MMC_HS400 ||
>>> + ios->timing == MMC_TIMING_MMC_HS200 ||
>>> + ios->timing == MMC_TIMING_MMC_DDR52 ||
>>> + ios->timing == MMC_TIMING_UHS_SDR50 ||
>>> + ios->timing == MMC_TIMING_UHS_SDR104 ||
>>> + ios->timing == MMC_TIMING_UHS_DDR50)
>>> + ctrl |= SDHCI_CTRL_HISPD;
>>> + else
>>> + ctrl &= ~SDHCI_CTRL_HISPD;
>>> + } else {
>>> + if (ios->timing == MMC_TIMING_SD_HS ||
>>> + ios->timing == MMC_TIMING_MMC_HS ||
>>> + ios->timing == MMC_TIMING_MMC_HS400 ||
>>> + ios->timing == MMC_TIMING_MMC_HS200 ||
>>> + ios->timing == MMC_TIMING_MMC_DDR52 ||
>>> + ios->timing == MMC_TIMING_UHS_SDR50 ||
>>> + ios->timing == MMC_TIMING_UHS_SDR104 ||
>>> + ios->timing == MMC_TIMING_UHS_DDR50 ||
>>> + ios->timing == MMC_TIMING_UHS_SDR25)
>>> + ctrl |= SDHCI_CTRL_HISPD;
>>> + else
>>> + ctrl &= ~SDHCI_CTRL_HISPD;
>>> + }
>>> }
>>>
>>> if (host->version >= SDHCI_SPEC_300) {
>>> diff --git a/drivers/mmc/host/sdhci.h b/drivers/mmc/host/sdhci.h
>>> index 01002cba1359..aac026c5e184 100644
>>> --- a/drivers/mmc/host/sdhci.h
>>> +++ b/drivers/mmc/host/sdhci.h
>>> @@ -485,6 +485,8 @@ struct sdhci_host {
>>> * block count.
>>> */
>>> #define SDHCI_QUIRK2_USE_32BIT_BLK_CNT (1<<18)
>>> +/* Some TI devices need the high speed bit disabled even in high speed modes */
>>> +#define SDHCI_QUIRK2_TI_HISPD_BIT (1<<19)
>>>
>>> int irq; /* Device IRQ */
>>> void __iomem *ioaddr; /* Mapped address */
>>>
>>
>
^ permalink raw reply [flat|nested] 7+ messages in thread* Re: [PATCH 1/2] mmc: sdhci: Add Quirk for enabling HISPD under special conditions
2019-04-01 9:12 ` Adrian Hunter
@ 2019-04-01 10:44 ` Faiz Abbas
0 siblings, 0 replies; 7+ messages in thread
From: Faiz Abbas @ 2019-04-01 10:44 UTC (permalink / raw)
To: Adrian Hunter, linux-kernel, linux-mmc; +Cc: ulf.hansson
Hi Adrian,
On 01/04/19 2:42 PM, Adrian Hunter wrote:
> On 1/04/19 12:01 PM, Faiz Abbas wrote:
>> Hi Adrian,
>>
>> On 01/04/19 2:21 PM, Adrian Hunter wrote:
>>> On 29/03/19 4:22 PM, Faiz Abbas wrote:
>>>> Some controllers on TI devices requires the HISPD bit to be cleared
>>>> even in some high speed modes. Add a quirk that facilitates this
>>>> requirement.
>>>
>>> Could you use sdhci I/O accessors for this?
>>
>> Can you elaborate? Not sure how this would be solved with
>> CONFIG_MMC_SDHCI_IO_ACCESSORS.
>
> In ->writeb()
>
> if (reg == SDHCI_HOST_CONTROL) {
> if (host->mmc->ios->timing == whatever)
> val &= ~SDHCI_CTRL_HISPD;
> }
>
> writeb(val, host->ioaddr + reg);
This is a really good idea. Will use it in v2. Thanks.
Regards,
Faiz
^ permalink raw reply [flat|nested] 7+ messages in thread
* [PATCH 2/2] mmc: sdhci_am654: Add QUIRK2_TI_HISPD_BIT
2019-03-29 14:22 [PATCH 0/2] Add QUIRK for special HISPD bit in am65x-evm Faiz Abbas
2019-03-29 14:22 ` [PATCH 1/2] mmc: sdhci: Add Quirk for enabling HISPD under special conditions Faiz Abbas
@ 2019-03-29 14:22 ` Faiz Abbas
1 sibling, 0 replies; 7+ messages in thread
From: Faiz Abbas @ 2019-03-29 14:22 UTC (permalink / raw)
To: linux-kernel, linux-mmc; +Cc: ulf.hansson, adrian.hunter, faiz_abbas
According to the AM654x Data Manual[1], the setup timing in lower speed
modes can only be met if the controller uses a falling edge data launch.
To ensure this, the HIGH_SPEED_ENA (HOST_CONTROL[2]) bit should be
cleared in default speed, SD high speed, MMC high speed, SDR12 and SDR25
speed modes.
Enable the SDHCI_QUIRK2_TI_HISPD_BIT quirk to facilitate this.
[1] http://www.ti.com/lit/gpn/am6546 Section 5.10.5.16.1
Signed-off-by: Faiz Abbas <faiz_abbas@ti.com>
---
drivers/mmc/host/sdhci_am654.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/drivers/mmc/host/sdhci_am654.c b/drivers/mmc/host/sdhci_am654.c
index eea183e90f1b..739a91767d5a 100644
--- a/drivers/mmc/host/sdhci_am654.c
+++ b/drivers/mmc/host/sdhci_am654.c
@@ -172,7 +172,8 @@ static const struct sdhci_pltfm_data sdhci_am654_pdata = {
.ops = &sdhci_am654_ops,
.quirks = SDHCI_QUIRK_INVERTED_WRITE_PROTECT |
SDHCI_QUIRK_MULTIBLOCK_READ_ACMD12,
- .quirks2 = SDHCI_QUIRK2_PRESET_VALUE_BROKEN,
+ .quirks2 = SDHCI_QUIRK2_PRESET_VALUE_BROKEN |
+ SDHCI_QUIRK2_TI_HISPD_BIT,
};
static int sdhci_am654_init(struct sdhci_host *host)
--
2.19.2
^ permalink raw reply related [flat|nested] 7+ messages in thread
end of thread, other threads:[~2019-04-01 10:44 UTC | newest]
Thread overview: 7+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-03-29 14:22 [PATCH 0/2] Add QUIRK for special HISPD bit in am65x-evm Faiz Abbas
2019-03-29 14:22 ` [PATCH 1/2] mmc: sdhci: Add Quirk for enabling HISPD under special conditions Faiz Abbas
2019-04-01 8:51 ` Adrian Hunter
2019-04-01 9:01 ` Faiz Abbas
2019-04-01 9:12 ` Adrian Hunter
2019-04-01 10:44 ` Faiz Abbas
2019-03-29 14:22 ` [PATCH 2/2] mmc: sdhci_am654: Add QUIRK2_TI_HISPD_BIT Faiz Abbas
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).