* [PATCH 0/2] add syscfg mask parameter @ 2018-07-17 9:56 Ludovic Barre 2018-07-17 9:56 ` [PATCH 1/2] dt-bindings: pinctrl: " Ludovic Barre 2018-07-17 9:56 ` [PATCH 2/2] pinctrl: stm32: " Ludovic Barre 0 siblings, 2 replies; 9+ messages in thread From: Ludovic Barre @ 2018-07-17 9:56 UTC (permalink / raw) To: Linus Walleij Cc: Maxime Coquelin, Alexandre Torgue, linux-gpio, linux-arm-kernel, linux-kernel, Ludovic Barre From: Ludovic Barre <ludovic.barre@st.com> This patch series adds mask parameter to define IRQ mux field. This field could vary depend of IRQ mux selection register. This parameter is needed if the mask is different of 0xf. Ludovic Barre (2): dt-bindings: pinctrl: add syscfg mask parameter pinctrl: stm32: add syscfg mask parameter .../devicetree/bindings/pinctrl/st,stm32-pinctrl.txt | 7 ++++--- drivers/pinctrl/stm32/pinctrl-stm32.c | 16 ++++++++++++++-- 2 files changed, 18 insertions(+), 5 deletions(-) -- 2.7.4 ^ permalink raw reply [flat|nested] 9+ messages in thread
* [PATCH 1/2] dt-bindings: pinctrl: add syscfg mask parameter 2018-07-17 9:56 [PATCH 0/2] add syscfg mask parameter Ludovic Barre @ 2018-07-17 9:56 ` Ludovic Barre 2018-07-17 13:09 ` Ludovic BARRE ` (2 more replies) 2018-07-17 9:56 ` [PATCH 2/2] pinctrl: stm32: " Ludovic Barre 1 sibling, 3 replies; 9+ messages in thread From: Ludovic Barre @ 2018-07-17 9:56 UTC (permalink / raw) To: Linus Walleij Cc: Maxime Coquelin, Alexandre Torgue, linux-gpio, linux-arm-kernel, linux-kernel, Ludovic Barre From: Ludovic Barre <ludovic.barre@st.com> This patch adds mask parameter to define IRQ mux field. This field could vary depend of IRQ mux selection register. This parameter is needed if the mask is different of 0xf. Signed-off-by: Ludovic Barre <ludovic.barre@st.com> --- Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt | 7 ++++--- 1 file changed, 4 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt b/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt index 9a06e1f..4d60119 100644 --- a/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt +++ b/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt @@ -39,9 +39,10 @@ Optional properties: - reset: : Reference to the reset controller - interrupt-parent: phandle of the interrupt parent to which the external GPIO interrupts are forwarded to. - - st,syscfg: Should be phandle/offset pair. The phandle to the syscon node - which includes IRQ mux selection register, and the offset of the IRQ mux - selection register. + - st,syscfg: Should be phandle/offset/mask. + -The phandle to the syscon node which includes IRQ mux selection register. + -The offset of the IRQ mux selection register + -The field mask of IRQ mux, needed if different of 0xf. - gpio-ranges: Define a dedicated mapping between a pin-controller and a gpio controller. Format is <&phandle a b c> with: -(phandle): phandle of pin-controller. -- 2.7.4 ^ permalink raw reply related [flat|nested] 9+ messages in thread
* Re: [PATCH 1/2] dt-bindings: pinctrl: add syscfg mask parameter 2018-07-17 9:56 ` [PATCH 1/2] dt-bindings: pinctrl: " Ludovic Barre @ 2018-07-17 13:09 ` Ludovic BARRE 2018-07-17 13:29 ` Alexandre Torgue 2018-07-29 20:14 ` Linus Walleij 2 siblings, 0 replies; 9+ messages in thread From: Ludovic BARRE @ 2018-07-17 13:09 UTC (permalink / raw) To: Linus Walleij, Rob Herring Cc: Maxime Coquelin, Alexandre Torgue, linux-gpio, linux-arm-kernel, linux-kernel Hi add Rob, I forgotten rob's mail. On 07/17/2018 11:56 AM, Ludovic Barre wrote: > From: Ludovic Barre <ludovic.barre@st.com> > > This patch adds mask parameter to define IRQ mux field. > This field could vary depend of IRQ mux selection register. > This parameter is needed if the mask is different of 0xf. > > Signed-off-by: Ludovic Barre <ludovic.barre@st.com> > --- > Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt | 7 ++++--- > 1 file changed, 4 insertions(+), 3 deletions(-) > > diff --git a/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt b/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt > index 9a06e1f..4d60119 100644 > --- a/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt > +++ b/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt > @@ -39,9 +39,10 @@ Optional properties: > - reset: : Reference to the reset controller > - interrupt-parent: phandle of the interrupt parent to which the external > GPIO interrupts are forwarded to. > - - st,syscfg: Should be phandle/offset pair. The phandle to the syscon node > - which includes IRQ mux selection register, and the offset of the IRQ mux > - selection register. > + - st,syscfg: Should be phandle/offset/mask. > + -The phandle to the syscon node which includes IRQ mux selection register. > + -The offset of the IRQ mux selection register > + -The field mask of IRQ mux, needed if different of 0xf. > - gpio-ranges: Define a dedicated mapping between a pin-controller and > a gpio controller. Format is <&phandle a b c> with: > -(phandle): phandle of pin-controller. > ^ permalink raw reply [flat|nested] 9+ messages in thread
* Re: [PATCH 1/2] dt-bindings: pinctrl: add syscfg mask parameter 2018-07-17 9:56 ` [PATCH 1/2] dt-bindings: pinctrl: " Ludovic Barre 2018-07-17 13:09 ` Ludovic BARRE @ 2018-07-17 13:29 ` Alexandre Torgue 2018-07-29 20:14 ` Linus Walleij 2 siblings, 0 replies; 9+ messages in thread From: Alexandre Torgue @ 2018-07-17 13:29 UTC (permalink / raw) To: Ludovic Barre, Linus Walleij Cc: Maxime Coquelin, linux-gpio, linux-arm-kernel, linux-kernel On 07/17/2018 11:56 AM, Ludovic Barre wrote: > From: Ludovic Barre <ludovic.barre@st.com> > > This patch adds mask parameter to define IRQ mux field. > This field could vary depend of IRQ mux selection register. > This parameter is needed if the mask is different of 0xf. > > Signed-off-by: Ludovic Barre <ludovic.barre@st.com> > --- > Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt | 7 ++++--- > 1 file changed, 4 insertions(+), 3 deletions(-) > > diff --git a/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt b/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt > index 9a06e1f..4d60119 100644 > --- a/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt > +++ b/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt > @@ -39,9 +39,10 @@ Optional properties: > - reset: : Reference to the reset controller > - interrupt-parent: phandle of the interrupt parent to which the external > GPIO interrupts are forwarded to. > - - st,syscfg: Should be phandle/offset pair. The phandle to the syscon node > - which includes IRQ mux selection register, and the offset of the IRQ mux > - selection register. > + - st,syscfg: Should be phandle/offset/mask. > + -The phandle to the syscon node which includes IRQ mux selection register. > + -The offset of the IRQ mux selection register > + -The field mask of IRQ mux, needed if different of 0xf. > - gpio-ranges: Define a dedicated mapping between a pin-controller and > a gpio controller. Format is <&phandle a b c> with: > -(phandle): phandle of pin-controller. > Acked-by: Alexandre TORGUE <alexandre.torgue@st.com> ^ permalink raw reply [flat|nested] 9+ messages in thread
* Re: [PATCH 1/2] dt-bindings: pinctrl: add syscfg mask parameter 2018-07-17 9:56 ` [PATCH 1/2] dt-bindings: pinctrl: " Ludovic Barre 2018-07-17 13:09 ` Ludovic BARRE 2018-07-17 13:29 ` Alexandre Torgue @ 2018-07-29 20:14 ` Linus Walleij 2 siblings, 0 replies; 9+ messages in thread From: Linus Walleij @ 2018-07-29 20:14 UTC (permalink / raw) To: Ludovic Barre Cc: Maxime Coquelin, Alexandre TORGUE, open list:GPIO SUBSYSTEM, Linux ARM, linux-kernel On Tue, Jul 17, 2018 at 11:56 AM Ludovic Barre <ludovic.Barre@st.com> wrote: > From: Ludovic Barre <ludovic.barre@st.com> > > This patch adds mask parameter to define IRQ mux field. > This field could vary depend of IRQ mux selection register. > This parameter is needed if the mask is different of 0xf. > > Signed-off-by: Ludovic Barre <ludovic.barre@st.com> Patch applied with Alexandre's ACK. Yours, Linus Walleij ^ permalink raw reply [flat|nested] 9+ messages in thread
* [PATCH 2/2] pinctrl: stm32: add syscfg mask parameter 2018-07-17 9:56 [PATCH 0/2] add syscfg mask parameter Ludovic Barre 2018-07-17 9:56 ` [PATCH 1/2] dt-bindings: pinctrl: " Ludovic Barre @ 2018-07-17 9:56 ` Ludovic Barre 2018-07-17 13:11 ` Ludovic BARRE 2018-07-29 20:15 ` Linus Walleij 1 sibling, 2 replies; 9+ messages in thread From: Ludovic Barre @ 2018-07-17 9:56 UTC (permalink / raw) To: Linus Walleij Cc: Maxime Coquelin, Alexandre Torgue, linux-gpio, linux-arm-kernel, linux-kernel, Ludovic Barre From: Ludovic Barre <ludovic.barre@st.com> This patch adds mask parameter to define IRQ mux field. This field could vary depend of IRQ mux selection register. To avoid backward compatibility, the drivers set the legacy value by default. Signed-off-by: Ludovic Barre <ludovic.barre@st.com> --- drivers/pinctrl/stm32/pinctrl-stm32.c | 16 ++++++++++++++-- 1 file changed, 14 insertions(+), 2 deletions(-) diff --git a/drivers/pinctrl/stm32/pinctrl-stm32.c b/drivers/pinctrl/stm32/pinctrl-stm32.c index dfed609..f756232 100644 --- a/drivers/pinctrl/stm32/pinctrl-stm32.c +++ b/drivers/pinctrl/stm32/pinctrl-stm32.c @@ -46,6 +46,8 @@ #define STM32_GPIO_PINS_PER_BANK 16 #define STM32_GPIO_IRQ_LINE 16 +#define SYSCFG_IRQMUX_MASK GENMASK(3, 0) + #define gpio_range_to_bank(chip) \ container_of(chip, struct stm32_gpio_bank, range) @@ -1033,6 +1035,7 @@ static int stm32_pctrl_dt_setup_irq(struct platform_device *pdev, struct device *dev = &pdev->dev; struct regmap *rm; int offset, ret, i; + int mask, mask_width; parent = of_irq_find_parent(np); if (!parent) @@ -1052,12 +1055,21 @@ static int stm32_pctrl_dt_setup_irq(struct platform_device *pdev, if (ret) return ret; + ret = of_property_read_u32_index(np, "st,syscfg", 2, &mask); + if (ret) + mask = SYSCFG_IRQMUX_MASK; + + mask_width = fls(mask); + for (i = 0; i < STM32_GPIO_PINS_PER_BANK; i++) { struct reg_field mux; mux.reg = offset + (i / 4) * 4; - mux.lsb = (i % 4) * 4; - mux.msb = mux.lsb + 3; + mux.lsb = (i % 4) * mask_width; + mux.msb = mux.lsb + mask_width - 1; + + dev_dbg(dev, "irqmux%d: reg:%#x, lsb:%d, msb:%d\n", + i, mux.reg, mux.lsb, mux.msb); pctl->irqmux[i] = devm_regmap_field_alloc(dev, rm, mux); if (IS_ERR(pctl->irqmux[i])) -- 2.7.4 ^ permalink raw reply related [flat|nested] 9+ messages in thread
* Re: [PATCH 2/2] pinctrl: stm32: add syscfg mask parameter 2018-07-17 9:56 ` [PATCH 2/2] pinctrl: stm32: " Ludovic Barre @ 2018-07-17 13:11 ` Ludovic BARRE 2018-07-17 13:30 ` Alexandre Torgue 2018-07-29 20:15 ` Linus Walleij 1 sibling, 1 reply; 9+ messages in thread From: Ludovic BARRE @ 2018-07-17 13:11 UTC (permalink / raw) To: Linus Walleij, Rob Herring Cc: Maxime Coquelin, Alexandre Torgue, linux-gpio, linux-arm-kernel, linux-kernel Hi add Rob, I forgotten rob's mail. On 07/17/2018 11:56 AM, Ludovic Barre wrote: > From: Ludovic Barre <ludovic.barre@st.com> > > This patch adds mask parameter to define IRQ mux field. > This field could vary depend of IRQ mux selection register. > To avoid backward compatibility, the drivers set > the legacy value by default. > > Signed-off-by: Ludovic Barre <ludovic.barre@st.com> > --- > drivers/pinctrl/stm32/pinctrl-stm32.c | 16 ++++++++++++++-- > 1 file changed, 14 insertions(+), 2 deletions(-) > > diff --git a/drivers/pinctrl/stm32/pinctrl-stm32.c b/drivers/pinctrl/stm32/pinctrl-stm32.c > index dfed609..f756232 100644 > --- a/drivers/pinctrl/stm32/pinctrl-stm32.c > +++ b/drivers/pinctrl/stm32/pinctrl-stm32.c > @@ -46,6 +46,8 @@ > #define STM32_GPIO_PINS_PER_BANK 16 > #define STM32_GPIO_IRQ_LINE 16 > > +#define SYSCFG_IRQMUX_MASK GENMASK(3, 0) > + > #define gpio_range_to_bank(chip) \ > container_of(chip, struct stm32_gpio_bank, range) > > @@ -1033,6 +1035,7 @@ static int stm32_pctrl_dt_setup_irq(struct platform_device *pdev, > struct device *dev = &pdev->dev; > struct regmap *rm; > int offset, ret, i; > + int mask, mask_width; > > parent = of_irq_find_parent(np); > if (!parent) > @@ -1052,12 +1055,21 @@ static int stm32_pctrl_dt_setup_irq(struct platform_device *pdev, > if (ret) > return ret; > > + ret = of_property_read_u32_index(np, "st,syscfg", 2, &mask); > + if (ret) > + mask = SYSCFG_IRQMUX_MASK; > + > + mask_width = fls(mask); > + > for (i = 0; i < STM32_GPIO_PINS_PER_BANK; i++) { > struct reg_field mux; > > mux.reg = offset + (i / 4) * 4; > - mux.lsb = (i % 4) * 4; > - mux.msb = mux.lsb + 3; > + mux.lsb = (i % 4) * mask_width; > + mux.msb = mux.lsb + mask_width - 1; > + > + dev_dbg(dev, "irqmux%d: reg:%#x, lsb:%d, msb:%d\n", > + i, mux.reg, mux.lsb, mux.msb); > > pctl->irqmux[i] = devm_regmap_field_alloc(dev, rm, mux); > if (IS_ERR(pctl->irqmux[i])) > ^ permalink raw reply [flat|nested] 9+ messages in thread
* Re: [PATCH 2/2] pinctrl: stm32: add syscfg mask parameter 2018-07-17 13:11 ` Ludovic BARRE @ 2018-07-17 13:30 ` Alexandre Torgue 0 siblings, 0 replies; 9+ messages in thread From: Alexandre Torgue @ 2018-07-17 13:30 UTC (permalink / raw) To: Ludovic BARRE, Linus Walleij, Rob Herring Cc: Maxime Coquelin, linux-gpio, linux-arm-kernel, linux-kernel On 07/17/2018 03:11 PM, Ludovic BARRE wrote: > Hi > > add Rob, I forgotten rob's mail. > > On 07/17/2018 11:56 AM, Ludovic Barre wrote: >> From: Ludovic Barre <ludovic.barre@st.com> >> >> This patch adds mask parameter to define IRQ mux field. >> This field could vary depend of IRQ mux selection register. >> To avoid backward compatibility, the drivers set >> the legacy value by default. >> >> Signed-off-by: Ludovic Barre <ludovic.barre@st.com> Acked-by: Alexandre TORGUE <alexandre.torgue@st.com> >> --- >> drivers/pinctrl/stm32/pinctrl-stm32.c | 16 ++++++++++++++-- >> 1 file changed, 14 insertions(+), 2 deletions(-) >> >> diff --git a/drivers/pinctrl/stm32/pinctrl-stm32.c >> b/drivers/pinctrl/stm32/pinctrl-stm32.c >> index dfed609..f756232 100644 >> --- a/drivers/pinctrl/stm32/pinctrl-stm32.c >> +++ b/drivers/pinctrl/stm32/pinctrl-stm32.c >> @@ -46,6 +46,8 @@ >> #define STM32_GPIO_PINS_PER_BANK 16 >> #define STM32_GPIO_IRQ_LINE 16 >> +#define SYSCFG_IRQMUX_MASK GENMASK(3, 0) >> + >> #define gpio_range_to_bank(chip) \ >> container_of(chip, struct stm32_gpio_bank, range) >> @@ -1033,6 +1035,7 @@ static int stm32_pctrl_dt_setup_irq(struct >> platform_device *pdev, >> struct device *dev = &pdev->dev; >> struct regmap *rm; >> int offset, ret, i; >> + int mask, mask_width; >> parent = of_irq_find_parent(np); >> if (!parent) >> @@ -1052,12 +1055,21 @@ static int stm32_pctrl_dt_setup_irq(struct >> platform_device *pdev, >> if (ret) >> return ret; >> + ret = of_property_read_u32_index(np, "st,syscfg", 2, &mask); >> + if (ret) >> + mask = SYSCFG_IRQMUX_MASK; >> + >> + mask_width = fls(mask); >> + >> for (i = 0; i < STM32_GPIO_PINS_PER_BANK; i++) { >> struct reg_field mux; >> mux.reg = offset + (i / 4) * 4; >> - mux.lsb = (i % 4) * 4; >> - mux.msb = mux.lsb + 3; >> + mux.lsb = (i % 4) * mask_width; >> + mux.msb = mux.lsb + mask_width - 1; >> + >> + dev_dbg(dev, "irqmux%d: reg:%#x, lsb:%d, msb:%d\n", >> + i, mux.reg, mux.lsb, mux.msb); >> pctl->irqmux[i] = devm_regmap_field_alloc(dev, rm, mux); >> if (IS_ERR(pctl->irqmux[i])) >> ^ permalink raw reply [flat|nested] 9+ messages in thread
* Re: [PATCH 2/2] pinctrl: stm32: add syscfg mask parameter 2018-07-17 9:56 ` [PATCH 2/2] pinctrl: stm32: " Ludovic Barre 2018-07-17 13:11 ` Ludovic BARRE @ 2018-07-29 20:15 ` Linus Walleij 1 sibling, 0 replies; 9+ messages in thread From: Linus Walleij @ 2018-07-29 20:15 UTC (permalink / raw) To: Ludovic Barre Cc: Maxime Coquelin, Alexandre TORGUE, open list:GPIO SUBSYSTEM, Linux ARM, linux-kernel On Tue, Jul 17, 2018 at 11:56 AM Ludovic Barre <ludovic.Barre@st.com> wrote: > From: Ludovic Barre <ludovic.barre@st.com> > > This patch adds mask parameter to define IRQ mux field. > This field could vary depend of IRQ mux selection register. > To avoid backward compatibility, the drivers set > the legacy value by default. > > Signed-off-by: Ludovic Barre <ludovic.barre@st.com> Patch applied with Alexandre's ACK. Yours, Linus Walleij ^ permalink raw reply [flat|nested] 9+ messages in thread
end of thread, other threads:[~2018-07-29 20:16 UTC | newest] Thread overview: 9+ messages (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- 2018-07-17 9:56 [PATCH 0/2] add syscfg mask parameter Ludovic Barre 2018-07-17 9:56 ` [PATCH 1/2] dt-bindings: pinctrl: " Ludovic Barre 2018-07-17 13:09 ` Ludovic BARRE 2018-07-17 13:29 ` Alexandre Torgue 2018-07-29 20:14 ` Linus Walleij 2018-07-17 9:56 ` [PATCH 2/2] pinctrl: stm32: " Ludovic Barre 2018-07-17 13:11 ` Ludovic BARRE 2018-07-17 13:30 ` Alexandre Torgue 2018-07-29 20:15 ` Linus Walleij
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).