* [PULL 0/4] tcg patch queue
@ 2023-08-29 17:02 Richard Henderson
2023-08-29 17:02 ` [PULL 1/4] softmmu: Assert data in bounds in iotlb_to_section Richard Henderson
` (4 more replies)
0 siblings, 5 replies; 21+ messages in thread
From: Richard Henderson @ 2023-08-29 17:02 UTC (permalink / raw)
To: qemu-devel
The following changes since commit 813bac3d8d70d85cb7835f7945eb9eed84c2d8d0:
Merge tag '2023q3-bsd-user-pull-request' of https://gitlab.com/bsdimp/qemu into staging (2023-08-29 08:58:00 -0400)
are available in the Git repository at:
https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20230829
for you to fetch changes up to dad2f2f5afbaf58d6056f31dfd4b9edd0854b8ab:
tcg/sparc64: Disable TCG_TARGET_HAS_extr_i64_i32 (2023-08-29 09:57:39 -0700)
----------------------------------------------------------------
softmmu: Use async_run_on_cpu in tcg_commit
tcg: Remove vecop_list check from tcg_gen_not_vec
tcg/sparc64: Disable TCG_TARGET_HAS_extr_i64_i32
----------------------------------------------------------------
Richard Henderson (4):
softmmu: Assert data in bounds in iotlb_to_section
softmmu: Use async_run_on_cpu in tcg_commit
tcg: Remove vecop_list check from tcg_gen_not_vec
tcg/sparc64: Disable TCG_TARGET_HAS_extr_i64_i32
include/exec/cpu-common.h | 1 -
tcg/sparc64/tcg-target.h | 2 +-
accel/tcg/cpu-exec-common.c | 30 --------------------------
softmmu/physmem.c | 50 ++++++++++++++++++++++++++++++++------------
tcg/tcg-op-vec.c | 7 +++----
tcg/sparc64/tcg-target.c.inc | 11 ----------
6 files changed, 41 insertions(+), 60 deletions(-)
^ permalink raw reply [flat|nested] 21+ messages in thread
* [PULL 1/4] softmmu: Assert data in bounds in iotlb_to_section
2023-08-29 17:02 [PULL 0/4] tcg patch queue Richard Henderson
@ 2023-08-29 17:02 ` Richard Henderson
2023-08-29 17:02 ` [PULL 2/4] softmmu: Use async_run_on_cpu in tcg_commit Richard Henderson
` (3 subsequent siblings)
4 siblings, 0 replies; 21+ messages in thread
From: Richard Henderson @ 2023-08-29 17:02 UTC (permalink / raw)
To: qemu-devel; +Cc: Alex Bennée
Acked-by: Alex Bennée <alex.bennee@linaro.org>
Suggested-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
softmmu/physmem.c | 10 ++++++++--
1 file changed, 8 insertions(+), 2 deletions(-)
diff --git a/softmmu/physmem.c b/softmmu/physmem.c
index 3df73542e1..7597dc1c39 100644
--- a/softmmu/physmem.c
+++ b/softmmu/physmem.c
@@ -2413,9 +2413,15 @@ MemoryRegionSection *iotlb_to_section(CPUState *cpu,
int asidx = cpu_asidx_from_attrs(cpu, attrs);
CPUAddressSpace *cpuas = &cpu->cpu_ases[asidx];
AddressSpaceDispatch *d = qatomic_rcu_read(&cpuas->memory_dispatch);
- MemoryRegionSection *sections = d->map.sections;
+ int section_index = index & ~TARGET_PAGE_MASK;
+ MemoryRegionSection *ret;
- return §ions[index & ~TARGET_PAGE_MASK];
+ assert(section_index < d->map.sections_nb);
+ ret = d->map.sections + section_index;
+ assert(ret->mr);
+ assert(ret->mr->ops);
+
+ return ret;
}
static void io_mem_init(void)
--
2.34.1
^ permalink raw reply related [flat|nested] 21+ messages in thread
* [PULL 2/4] softmmu: Use async_run_on_cpu in tcg_commit
2023-08-29 17:02 [PULL 0/4] tcg patch queue Richard Henderson
2023-08-29 17:02 ` [PULL 1/4] softmmu: Assert data in bounds in iotlb_to_section Richard Henderson
@ 2023-08-29 17:02 ` Richard Henderson
2023-08-29 17:02 ` [PULL 3/4] tcg: Remove vecop_list check from tcg_gen_not_vec Richard Henderson
` (2 subsequent siblings)
4 siblings, 0 replies; 21+ messages in thread
From: Richard Henderson @ 2023-08-29 17:02 UTC (permalink / raw)
To: qemu-devel; +Cc: Alex Bennée
After system startup, run the update to memory_dispatch
and the tlb_flush on the cpu. This eliminates a race,
wherein a running cpu sees the memory_dispatch change
but has not yet seen the tlb_flush.
Since the update now happens on the cpu, we need not use
qatomic_rcu_read to protect the read of memory_dispatch.
Resolves: https://gitlab.com/qemu-project/qemu/-/issues/1826
Resolves: https://gitlab.com/qemu-project/qemu/-/issues/1834
Resolves: https://gitlab.com/qemu-project/qemu/-/issues/1846
Tested-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
include/exec/cpu-common.h | 1 -
accel/tcg/cpu-exec-common.c | 30 ----------------------------
softmmu/physmem.c | 40 +++++++++++++++++++++++++++----------
3 files changed, 29 insertions(+), 42 deletions(-)
diff --git a/include/exec/cpu-common.h b/include/exec/cpu-common.h
index 87dc9a752c..41788c0bdd 100644
--- a/include/exec/cpu-common.h
+++ b/include/exec/cpu-common.h
@@ -133,7 +133,6 @@ static inline void cpu_physical_memory_write(hwaddr addr,
{
cpu_physical_memory_rw(addr, (void *)buf, len, true);
}
-void cpu_reloading_memory_map(void);
void *cpu_physical_memory_map(hwaddr addr,
hwaddr *plen,
bool is_write);
diff --git a/accel/tcg/cpu-exec-common.c b/accel/tcg/cpu-exec-common.c
index 9a5fabf625..7e35d7f4b5 100644
--- a/accel/tcg/cpu-exec-common.c
+++ b/accel/tcg/cpu-exec-common.c
@@ -33,36 +33,6 @@ void cpu_loop_exit_noexc(CPUState *cpu)
cpu_loop_exit(cpu);
}
-#if defined(CONFIG_SOFTMMU)
-void cpu_reloading_memory_map(void)
-{
- if (qemu_in_vcpu_thread() && current_cpu->running) {
- /* The guest can in theory prolong the RCU critical section as long
- * as it feels like. The major problem with this is that because it
- * can do multiple reconfigurations of the memory map within the
- * critical section, we could potentially accumulate an unbounded
- * collection of memory data structures awaiting reclamation.
- *
- * Because the only thing we're currently protecting with RCU is the
- * memory data structures, it's sufficient to break the critical section
- * in this callback, which we know will get called every time the
- * memory map is rearranged.
- *
- * (If we add anything else in the system that uses RCU to protect
- * its data structures, we will need to implement some other mechanism
- * to force TCG CPUs to exit the critical section, at which point this
- * part of this callback might become unnecessary.)
- *
- * This pair matches cpu_exec's rcu_read_lock()/rcu_read_unlock(), which
- * only protects cpu->as->dispatch. Since we know our caller is about
- * to reload it, it's safe to split the critical section.
- */
- rcu_read_unlock();
- rcu_read_lock();
- }
-}
-#endif
-
void cpu_loop_exit(CPUState *cpu)
{
/* Undo the setting in cpu_tb_exec. */
diff --git a/softmmu/physmem.c b/softmmu/physmem.c
index 7597dc1c39..18277ddd67 100644
--- a/softmmu/physmem.c
+++ b/softmmu/physmem.c
@@ -680,8 +680,7 @@ address_space_translate_for_iotlb(CPUState *cpu, int asidx, hwaddr orig_addr,
IOMMUTLBEntry iotlb;
int iommu_idx;
hwaddr addr = orig_addr;
- AddressSpaceDispatch *d =
- qatomic_rcu_read(&cpu->cpu_ases[asidx].memory_dispatch);
+ AddressSpaceDispatch *d = cpu->cpu_ases[asidx].memory_dispatch;
for (;;) {
section = address_space_translate_internal(d, addr, &addr, plen, false);
@@ -2412,7 +2411,7 @@ MemoryRegionSection *iotlb_to_section(CPUState *cpu,
{
int asidx = cpu_asidx_from_attrs(cpu, attrs);
CPUAddressSpace *cpuas = &cpu->cpu_ases[asidx];
- AddressSpaceDispatch *d = qatomic_rcu_read(&cpuas->memory_dispatch);
+ AddressSpaceDispatch *d = cpuas->memory_dispatch;
int section_index = index & ~TARGET_PAGE_MASK;
MemoryRegionSection *ret;
@@ -2487,23 +2486,42 @@ static void tcg_log_global_after_sync(MemoryListener *listener)
}
}
+static void tcg_commit_cpu(CPUState *cpu, run_on_cpu_data data)
+{
+ CPUAddressSpace *cpuas = data.host_ptr;
+
+ cpuas->memory_dispatch = address_space_to_dispatch(cpuas->as);
+ tlb_flush(cpu);
+}
+
static void tcg_commit(MemoryListener *listener)
{
CPUAddressSpace *cpuas;
- AddressSpaceDispatch *d;
+ CPUState *cpu;
assert(tcg_enabled());
/* since each CPU stores ram addresses in its TLB cache, we must
reset the modified entries */
cpuas = container_of(listener, CPUAddressSpace, tcg_as_listener);
- cpu_reloading_memory_map();
- /* The CPU and TLB are protected by the iothread lock.
- * We reload the dispatch pointer now because cpu_reloading_memory_map()
- * may have split the RCU critical section.
+ cpu = cpuas->cpu;
+
+ /*
+ * Defer changes to as->memory_dispatch until the cpu is quiescent.
+ * Otherwise we race between (1) other cpu threads and (2) ongoing
+ * i/o for the current cpu thread, with data cached by mmu_lookup().
+ *
+ * In addition, queueing the work function will kick the cpu back to
+ * the main loop, which will end the RCU critical section and reclaim
+ * the memory data structures.
+ *
+ * That said, the listener is also called during realize, before
+ * all of the tcg machinery for run-on is initialized: thus halt_cond.
*/
- d = address_space_to_dispatch(cpuas->as);
- qatomic_rcu_set(&cpuas->memory_dispatch, d);
- tlb_flush(cpuas->cpu);
+ if (cpu->halt_cond) {
+ async_run_on_cpu(cpu, tcg_commit_cpu, RUN_ON_CPU_HOST_PTR(cpuas));
+ } else {
+ tcg_commit_cpu(cpu, RUN_ON_CPU_HOST_PTR(cpuas));
+ }
}
static void memory_map_init(void)
--
2.34.1
^ permalink raw reply related [flat|nested] 21+ messages in thread
* [PULL 3/4] tcg: Remove vecop_list check from tcg_gen_not_vec
2023-08-29 17:02 [PULL 0/4] tcg patch queue Richard Henderson
2023-08-29 17:02 ` [PULL 1/4] softmmu: Assert data in bounds in iotlb_to_section Richard Henderson
2023-08-29 17:02 ` [PULL 2/4] softmmu: Use async_run_on_cpu in tcg_commit Richard Henderson
@ 2023-08-29 17:02 ` Richard Henderson
2023-08-29 17:02 ` [PULL 4/4] tcg/sparc64: Disable TCG_TARGET_HAS_extr_i64_i32 Richard Henderson
2023-08-29 18:27 ` [PULL 0/4] tcg patch queue Richard Henderson
4 siblings, 0 replies; 21+ messages in thread
From: Richard Henderson @ 2023-08-29 17:02 UTC (permalink / raw)
To: qemu-devel; +Cc: Philippe Mathieu-Daudé
The not pattern is always available via generic expansion.
See debug block in tcg_can_emit_vecop_list.
Fixes: 11978f6f58 ("tcg: Fix expansion of INDEX_op_not_vec")
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
tcg/tcg-op-vec.c | 7 +++----
1 file changed, 3 insertions(+), 4 deletions(-)
diff --git a/tcg/tcg-op-vec.c b/tcg/tcg-op-vec.c
index ad8ee08a7e..094298bb27 100644
--- a/tcg/tcg-op-vec.c
+++ b/tcg/tcg-op-vec.c
@@ -391,12 +391,11 @@ static bool do_op2(unsigned vece, TCGv_vec r, TCGv_vec a, TCGOpcode opc)
void tcg_gen_not_vec(unsigned vece, TCGv_vec r, TCGv_vec a)
{
- const TCGOpcode *hold_list = tcg_swap_vecop_list(NULL);
-
- if (!TCG_TARGET_HAS_not_vec || !do_op2(vece, r, a, INDEX_op_not_vec)) {
+ if (TCG_TARGET_HAS_not_vec) {
+ vec_gen_op2(INDEX_op_not_vec, 0, r, a);
+ } else {
tcg_gen_xor_vec(0, r, a, tcg_constant_vec_matching(r, 0, -1));
}
- tcg_swap_vecop_list(hold_list);
}
void tcg_gen_neg_vec(unsigned vece, TCGv_vec r, TCGv_vec a)
--
2.34.1
^ permalink raw reply related [flat|nested] 21+ messages in thread
* [PULL 4/4] tcg/sparc64: Disable TCG_TARGET_HAS_extr_i64_i32
2023-08-29 17:02 [PULL 0/4] tcg patch queue Richard Henderson
` (2 preceding siblings ...)
2023-08-29 17:02 ` [PULL 3/4] tcg: Remove vecop_list check from tcg_gen_not_vec Richard Henderson
@ 2023-08-29 17:02 ` Richard Henderson
2023-08-29 18:27 ` [PULL 0/4] tcg patch queue Richard Henderson
4 siblings, 0 replies; 21+ messages in thread
From: Richard Henderson @ 2023-08-29 17:02 UTC (permalink / raw)
To: qemu-devel
Since a59a29312660 ("tcg/sparc64: Remove sparc32plus constraints")
we no longer distinguish registers with 32 vs 64 bits.
Therefore we can remove support for the backend-specific
type change opcodes.
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
tcg/sparc64/tcg-target.h | 2 +-
tcg/sparc64/tcg-target.c.inc | 11 -----------
2 files changed, 1 insertion(+), 12 deletions(-)
diff --git a/tcg/sparc64/tcg-target.h b/tcg/sparc64/tcg-target.h
index 3d41c9659b..5cfc4b4679 100644
--- a/tcg/sparc64/tcg-target.h
+++ b/tcg/sparc64/tcg-target.h
@@ -115,7 +115,7 @@ extern bool use_vis3_instructions;
#define TCG_TARGET_HAS_mulsh_i32 0
#define TCG_TARGET_HAS_qemu_st8_i32 0
-#define TCG_TARGET_HAS_extr_i64_i32 1
+#define TCG_TARGET_HAS_extr_i64_i32 0
#define TCG_TARGET_HAS_div_i64 1
#define TCG_TARGET_HAS_rem_i64 0
#define TCG_TARGET_HAS_rot_i64 0
diff --git a/tcg/sparc64/tcg-target.c.inc b/tcg/sparc64/tcg-target.c.inc
index f2a346a1bd..81a08bb6c5 100644
--- a/tcg/sparc64/tcg-target.c.inc
+++ b/tcg/sparc64/tcg-target.c.inc
@@ -529,11 +529,6 @@ static void tcg_out_extu_i32_i64(TCGContext *s, TCGReg rd, TCGReg rs)
tcg_out_ext32u(s, rd, rs);
}
-static void tcg_out_extrl_i64_i32(TCGContext *s, TCGReg rd, TCGReg rs)
-{
- tcg_out_mov(s, TCG_TYPE_I32, rd, rs);
-}
-
static bool tcg_out_xchg(TCGContext *s, TCGType type, TCGReg r1, TCGReg r2)
{
return false;
@@ -1444,9 +1439,6 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc,
case INDEX_op_divu_i64:
c = ARITH_UDIVX;
goto gen_arith;
- case INDEX_op_extrh_i64_i32:
- tcg_out_arithi(s, a0, a1, 32, SHIFT_SRLX);
- break;
case INDEX_op_brcond_i64:
tcg_out_brcond_i64(s, a2, a0, a1, const_args[1], arg_label(args[3]));
@@ -1501,7 +1493,6 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc,
case INDEX_op_ext32u_i64:
case INDEX_op_ext_i32_i64:
case INDEX_op_extu_i32_i64:
- case INDEX_op_extrl_i64_i32:
default:
g_assert_not_reached();
}
@@ -1533,8 +1524,6 @@ static TCGConstraintSetIndex tcg_target_op_def(TCGOpcode op)
case INDEX_op_ext32u_i64:
case INDEX_op_ext_i32_i64:
case INDEX_op_extu_i32_i64:
- case INDEX_op_extrl_i64_i32:
- case INDEX_op_extrh_i64_i32:
case INDEX_op_qemu_ld_a32_i32:
case INDEX_op_qemu_ld_a64_i32:
case INDEX_op_qemu_ld_a32_i64:
--
2.34.1
^ permalink raw reply related [flat|nested] 21+ messages in thread
* Re: [PULL 0/4] tcg patch queue
2023-08-29 17:02 [PULL 0/4] tcg patch queue Richard Henderson
` (3 preceding siblings ...)
2023-08-29 17:02 ` [PULL 4/4] tcg/sparc64: Disable TCG_TARGET_HAS_extr_i64_i32 Richard Henderson
@ 2023-08-29 18:27 ` Richard Henderson
4 siblings, 0 replies; 21+ messages in thread
From: Richard Henderson @ 2023-08-29 18:27 UTC (permalink / raw)
To: qemu-devel
On 8/29/23 10:02, Richard Henderson wrote:
> The following changes since commit 813bac3d8d70d85cb7835f7945eb9eed84c2d8d0:
>
> Merge tag '2023q3-bsd-user-pull-request' of https://gitlab.com/bsdimp/qemu into staging (2023-08-29 08:58:00 -0400)
>
> are available in the Git repository at:
>
> https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20230829
>
> for you to fetch changes up to dad2f2f5afbaf58d6056f31dfd4b9edd0854b8ab:
>
> tcg/sparc64: Disable TCG_TARGET_HAS_extr_i64_i32 (2023-08-29 09:57:39 -0700)
>
> ----------------------------------------------------------------
> softmmu: Use async_run_on_cpu in tcg_commit
> tcg: Remove vecop_list check from tcg_gen_not_vec
> tcg/sparc64: Disable TCG_TARGET_HAS_extr_i64_i32
>
Disregard this PR. I will re-issue with the abi_ptr change reverted.
r~
^ permalink raw reply [flat|nested] 21+ messages in thread
* Re: [PULL 0/4] tcg patch queue
2024-01-10 21:52 Richard Henderson
@ 2024-01-11 15:16 ` Peter Maydell
0 siblings, 0 replies; 21+ messages in thread
From: Peter Maydell @ 2024-01-11 15:16 UTC (permalink / raw)
To: Richard Henderson; +Cc: qemu-devel
On Wed, 10 Jan 2024 at 21:52, Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> The following changes since commit 34eac35f893664eb8545b98142e23d9954722766:
>
> Merge tag 'pull-riscv-to-apply-20240110' of https://github.com/alistair23/qemu into staging (2024-01-10 11:41:56 +0000)
>
> are available in the Git repository at:
>
> https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20240111
>
> for you to fetch changes up to 1d513e06d96697f44de4a1b85c6ff627c443e306:
>
> util: fix build with musl libc on ppc64le (2024-01-11 08:48:16 +1100)
>
> ----------------------------------------------------------------
> tcg/i386: Use more 8-bit immediate forms for add, sub, or, xor
> tcg/ppc: Use new registers for LQ destination
> util: fix build with musl libc on ppc64le
>
Applied, thanks.
Please update the changelog at https://wiki.qemu.org/ChangeLog/9.0
for any user-visible changes.
-- PMM
^ permalink raw reply [flat|nested] 21+ messages in thread
* [PULL 0/4] tcg patch queue
@ 2024-01-10 21:52 Richard Henderson
2024-01-11 15:16 ` Peter Maydell
0 siblings, 1 reply; 21+ messages in thread
From: Richard Henderson @ 2024-01-10 21:52 UTC (permalink / raw)
To: qemu-devel
The following changes since commit 34eac35f893664eb8545b98142e23d9954722766:
Merge tag 'pull-riscv-to-apply-20240110' of https://github.com/alistair23/qemu into staging (2024-01-10 11:41:56 +0000)
are available in the Git repository at:
https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20240111
for you to fetch changes up to 1d513e06d96697f44de4a1b85c6ff627c443e306:
util: fix build with musl libc on ppc64le (2024-01-11 08:48:16 +1100)
----------------------------------------------------------------
tcg/i386: Use more 8-bit immediate forms for add, sub, or, xor
tcg/ppc: Use new registers for LQ destination
util: fix build with musl libc on ppc64le
----------------------------------------------------------------
Natanael Copa (1):
util: fix build with musl libc on ppc64le
Paolo Bonzini (2):
tcg/i386: convert add/sub of 128 to sub/add of -128
tcg/i386: use 8-bit OR or XOR for unsigned 8-bit immediates
Richard Henderson (1):
tcg/ppc: Use new registers for LQ destination
tcg/ppc/tcg-target-con-set.h | 2 +-
tcg/tcg.c | 21 ++++++++++++----
util/cpuinfo-ppc.c | 6 ++---
tcg/i386/tcg-target.c.inc | 60 +++++++++++++++++++++++++++++++++-----------
tcg/ppc/tcg-target.c.inc | 3 ++-
5 files changed, 67 insertions(+), 25 deletions(-)
^ permalink raw reply [flat|nested] 21+ messages in thread
* Re: [PULL 0/4] tcg patch queue
2022-04-20 19:16 Richard Henderson
@ 2022-04-21 4:56 ` Richard Henderson
0 siblings, 0 replies; 21+ messages in thread
From: Richard Henderson @ 2022-04-21 4:56 UTC (permalink / raw)
To: qemu-devel
On 4/20/22 12:16, Richard Henderson wrote:
> The following changes since commit 2d20a57453f6a206938cbbf77bed0b378c806c1f:
>
> Merge tag 'pull-fixes-for-7.1-200422-1' of https://github.com/stsquad/qemu into staging (2022-04-20 11:13:08 -0700)
>
> are available in the Git repository at:
>
> https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20220420
>
> for you to fetch changes up to a61532faa5a4d5e021e35b6a4a1e180c72d4a22f:
>
> tcg: Add tcg_constant_ptr (2022-04-20 12:12:47 -0700)
>
> ----------------------------------------------------------------
> Cleanup sysemu/tcg.h usage.
> Fix indirect lowering vs cond branches
> Remove ATOMIC_MMU_IDX
> Add tcg_constant_ptr
Applied, thanks. Please update the wiki changelog for 7.1 as appropriate.
r~
>
> ----------------------------------------------------------------
> Richard Henderson (3):
> tcg: Fix indirect lowering vs TCG_OPF_COND_BRANCH
> accel/tcg: Remove ATOMIC_MMU_IDX
> tcg: Add tcg_constant_ptr
>
> Thomas Huth (1):
> Don't include sysemu/tcg.h if it is not necessary
>
> include/tcg/tcg.h | 4 ++++
> accel/tcg/cputlb.c | 1 -
> accel/tcg/hmp.c | 1 -
> accel/tcg/tcg-accel-ops-icount.c | 1 -
> accel/tcg/user-exec.c | 1 -
> bsd-user/main.c | 1 -
> hw/virtio/vhost.c | 1 -
> linux-user/main.c | 1 -
> monitor/misc.c | 1 -
> target/arm/helper.c | 1 -
> target/s390x/cpu_models_sysemu.c | 1 -
> target/s390x/helper.c | 1 -
> tcg/tcg.c | 34 +++++++++++++++++++++++++++-------
> 13 files changed, 31 insertions(+), 18 deletions(-)
^ permalink raw reply [flat|nested] 21+ messages in thread
* [PULL 0/4] tcg patch queue
@ 2022-04-20 19:16 Richard Henderson
2022-04-21 4:56 ` Richard Henderson
0 siblings, 1 reply; 21+ messages in thread
From: Richard Henderson @ 2022-04-20 19:16 UTC (permalink / raw)
To: qemu-devel
The following changes since commit 2d20a57453f6a206938cbbf77bed0b378c806c1f:
Merge tag 'pull-fixes-for-7.1-200422-1' of https://github.com/stsquad/qemu into staging (2022-04-20 11:13:08 -0700)
are available in the Git repository at:
https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20220420
for you to fetch changes up to a61532faa5a4d5e021e35b6a4a1e180c72d4a22f:
tcg: Add tcg_constant_ptr (2022-04-20 12:12:47 -0700)
----------------------------------------------------------------
Cleanup sysemu/tcg.h usage.
Fix indirect lowering vs cond branches
Remove ATOMIC_MMU_IDX
Add tcg_constant_ptr
----------------------------------------------------------------
Richard Henderson (3):
tcg: Fix indirect lowering vs TCG_OPF_COND_BRANCH
accel/tcg: Remove ATOMIC_MMU_IDX
tcg: Add tcg_constant_ptr
Thomas Huth (1):
Don't include sysemu/tcg.h if it is not necessary
include/tcg/tcg.h | 4 ++++
accel/tcg/cputlb.c | 1 -
accel/tcg/hmp.c | 1 -
accel/tcg/tcg-accel-ops-icount.c | 1 -
accel/tcg/user-exec.c | 1 -
bsd-user/main.c | 1 -
hw/virtio/vhost.c | 1 -
linux-user/main.c | 1 -
monitor/misc.c | 1 -
target/arm/helper.c | 1 -
target/s390x/cpu_models_sysemu.c | 1 -
target/s390x/helper.c | 1 -
tcg/tcg.c | 34 +++++++++++++++++++++++++++-------
13 files changed, 31 insertions(+), 18 deletions(-)
^ permalink raw reply [flat|nested] 21+ messages in thread
* Re: [PULL 0/4] tcg patch queue
2022-03-14 17:36 Richard Henderson
@ 2022-03-15 9:53 ` Peter Maydell
0 siblings, 0 replies; 21+ messages in thread
From: Peter Maydell @ 2022-03-15 9:53 UTC (permalink / raw)
To: Richard Henderson; +Cc: qemu-devel
On Mon, 14 Mar 2022 at 17:36, Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> The following changes since commit 15df33ceb73cb6bb3c6736cf4d2cff51129ed4b4:
>
> Merge remote-tracking branch 'remotes/quic/tags/pull-hex-20220312-1' into staging (2022-03-13 17:29:18 +0000)
>
> are available in the Git repository at:
>
> https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20220314
>
> for you to fetch changes up to 76cff100beeae8d3676bb658cccd45ef5ced8aa9:
>
> tcg/arm: Don't emit UNPREDICTABLE LDRD with Rm == Rt or Rt+1 (2022-03-14 10:31:51 -0700)
>
> ----------------------------------------------------------------
> Fixes for s390x host vectors
> Fix for arm ldrd unpredictable case
>
Applied, thanks.
Please update the changelog at https://wiki.qemu.org/ChangeLog/7.0
for any user-visible changes.
-- PMM
^ permalink raw reply [flat|nested] 21+ messages in thread
* [PULL 0/4] tcg patch queue
@ 2022-03-14 17:36 Richard Henderson
2022-03-15 9:53 ` Peter Maydell
0 siblings, 1 reply; 21+ messages in thread
From: Richard Henderson @ 2022-03-14 17:36 UTC (permalink / raw)
To: qemu-devel; +Cc: peter.maydell
The following changes since commit 15df33ceb73cb6bb3c6736cf4d2cff51129ed4b4:
Merge remote-tracking branch 'remotes/quic/tags/pull-hex-20220312-1' into staging (2022-03-13 17:29:18 +0000)
are available in the Git repository at:
https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20220314
for you to fetch changes up to 76cff100beeae8d3676bb658cccd45ef5ced8aa9:
tcg/arm: Don't emit UNPREDICTABLE LDRD with Rm == Rt or Rt+1 (2022-03-14 10:31:51 -0700)
----------------------------------------------------------------
Fixes for s390x host vectors
Fix for arm ldrd unpredictable case
----------------------------------------------------------------
Richard Henderson (4):
tcg/s390x: Fix tcg_out_dupi_vec vs VGM
tcg/s390x: Fix INDEX_op_bitsel_vec vs VSEL
tcg/s390x: Fix tcg_out_dup_vec vs general registers
tcg/arm: Don't emit UNPREDICTABLE LDRD with Rm == Rt or Rt+1
tcg/arm/tcg-target.c.inc | 17 +++++++++++++++--
tcg/s390x/tcg-target.c.inc | 7 ++++---
2 files changed, 19 insertions(+), 5 deletions(-)
^ permalink raw reply [flat|nested] 21+ messages in thread
* Re: [PULL 0/4] tcg patch queue
2022-01-05 0:40 Richard Henderson
@ 2022-01-05 2:53 ` Richard Henderson
0 siblings, 0 replies; 21+ messages in thread
From: Richard Henderson @ 2022-01-05 2:53 UTC (permalink / raw)
To: qemu-devel
On 1/4/22 4:40 PM, Richard Henderson wrote:
> The following changes since commit 67e41fe0cfb62e6cdfa659f0155417d17e5274ea:
>
> Merge tag 'pull-ppc-20220104' of https://github.com/legoater/qemu into staging (2022-01-04 07:23:27 -0800)
>
> are available in the Git repository at:
>
> https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20220104
>
> for you to fetch changes up to d7478d4229f0a2b2817a55487e6b17081099fae4:
>
> common-user: Fix tail calls to safe_syscall_set_errno_tail (2022-01-04 15:41:03 -0800)
>
> ----------------------------------------------------------------
> Fix for safe_syscall_base.
> Fix for folding of vector add/sub.
> Fix build on loongarch64 with gcc 8.
> Remove decl for qemu_run_machine_init_done_notifiers.
>
> ----------------------------------------------------------------
> Philippe Mathieu-Daudé (1):
> linux-user: Fix trivial build error on loongarch64 hosts
>
> Richard Henderson (2):
> tcg/optimize: Fix folding of vector ops
> common-user: Fix tail calls to safe_syscall_set_errno_tail
>
> Xiaoyao Li (1):
> sysemu: Cleanup qemu_run_machine_init_done_notifiers()
>
> include/sysemu/sysemu.h | 1 -
> linux-user/host/loongarch64/host-signal.h | 4 +--
> tcg/optimize.c | 49 +++++++++++++++++++++++-------
> common-user/host/i386/safe-syscall.inc.S | 1 +
> common-user/host/mips/safe-syscall.inc.S | 1 +
> common-user/host/x86_64/safe-syscall.inc.S | 1 +
> 6 files changed, 42 insertions(+), 15 deletions(-)
Applied.
r~
^ permalink raw reply [flat|nested] 21+ messages in thread
* [PULL 0/4] tcg patch queue
@ 2022-01-05 0:40 Richard Henderson
2022-01-05 2:53 ` Richard Henderson
0 siblings, 1 reply; 21+ messages in thread
From: Richard Henderson @ 2022-01-05 0:40 UTC (permalink / raw)
To: qemu-devel
The following changes since commit 67e41fe0cfb62e6cdfa659f0155417d17e5274ea:
Merge tag 'pull-ppc-20220104' of https://github.com/legoater/qemu into staging (2022-01-04 07:23:27 -0800)
are available in the Git repository at:
https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20220104
for you to fetch changes up to d7478d4229f0a2b2817a55487e6b17081099fae4:
common-user: Fix tail calls to safe_syscall_set_errno_tail (2022-01-04 15:41:03 -0800)
----------------------------------------------------------------
Fix for safe_syscall_base.
Fix for folding of vector add/sub.
Fix build on loongarch64 with gcc 8.
Remove decl for qemu_run_machine_init_done_notifiers.
----------------------------------------------------------------
Philippe Mathieu-Daudé (1):
linux-user: Fix trivial build error on loongarch64 hosts
Richard Henderson (2):
tcg/optimize: Fix folding of vector ops
common-user: Fix tail calls to safe_syscall_set_errno_tail
Xiaoyao Li (1):
sysemu: Cleanup qemu_run_machine_init_done_notifiers()
include/sysemu/sysemu.h | 1 -
linux-user/host/loongarch64/host-signal.h | 4 +--
tcg/optimize.c | 49 +++++++++++++++++++++++-------
common-user/host/i386/safe-syscall.inc.S | 1 +
common-user/host/mips/safe-syscall.inc.S | 1 +
common-user/host/x86_64/safe-syscall.inc.S | 1 +
6 files changed, 42 insertions(+), 15 deletions(-)
^ permalink raw reply [flat|nested] 21+ messages in thread
* Re: [PULL 0/4] tcg patch queue
2021-11-11 11:06 Richard Henderson
@ 2021-11-11 13:57 ` Richard Henderson
0 siblings, 0 replies; 21+ messages in thread
From: Richard Henderson @ 2021-11-11 13:57 UTC (permalink / raw)
To: qemu-devel
On 11/11/21 12:06 PM, Richard Henderson wrote:
> The following changes since commit 1b9fc6d8ba6667ceb56a3392e84656dcaed0d676:
>
> Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into staging (2021-11-11 09:56:22 +0100)
>
> are available in the Git repository at:
>
> https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20211111
>
> for you to fetch changes up to d58f01733b94845b0c2232018a2bedb6a2347ec5:
>
> tcg/s390x: Fix tcg_out_vec_op argument type (2021-11-11 11:47:58 +0100)
>
> ----------------------------------------------------------------
> appease coverity vs extract2
> update docs for ctpop opcodes
> tcg/s390x build fix for gcc11
>
> ----------------------------------------------------------------
> Miroslav Rezanina (1):
> tcg/s390x: Fix tcg_out_vec_op argument type
>
> Philippe Mathieu-Daudé (1):
> tcg: Remove TCI experimental status
>
> Richard Henderson (2):
> tcg/optimize: Add an extra cast to fold_extract2
> tcg: Document ctpop opcodes
>
> docs/about/build-platforms.rst | 10 ++++++----
> meson.build | 4 ++--
> tcg/optimize.c | 2 +-
> tcg/s390x/tcg-target.c.inc | 3 ++-
> meson_options.txt | 2 +-
> scripts/meson-buildoptions.sh | 3 +--
> tcg/README | 6 ++++++
> 7 files changed, 19 insertions(+), 11 deletions(-)
Applied, thanks.
r~
^ permalink raw reply [flat|nested] 21+ messages in thread
* [PULL 0/4] tcg patch queue
@ 2021-11-11 11:06 Richard Henderson
2021-11-11 13:57 ` Richard Henderson
0 siblings, 1 reply; 21+ messages in thread
From: Richard Henderson @ 2021-11-11 11:06 UTC (permalink / raw)
To: qemu-devel
The following changes since commit 1b9fc6d8ba6667ceb56a3392e84656dcaed0d676:
Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into staging (2021-11-11 09:56:22 +0100)
are available in the Git repository at:
https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20211111
for you to fetch changes up to d58f01733b94845b0c2232018a2bedb6a2347ec5:
tcg/s390x: Fix tcg_out_vec_op argument type (2021-11-11 11:47:58 +0100)
----------------------------------------------------------------
appease coverity vs extract2
update docs for ctpop opcodes
tcg/s390x build fix for gcc11
----------------------------------------------------------------
Miroslav Rezanina (1):
tcg/s390x: Fix tcg_out_vec_op argument type
Philippe Mathieu-Daudé (1):
tcg: Remove TCI experimental status
Richard Henderson (2):
tcg/optimize: Add an extra cast to fold_extract2
tcg: Document ctpop opcodes
docs/about/build-platforms.rst | 10 ++++++----
meson.build | 4 ++--
tcg/optimize.c | 2 +-
tcg/s390x/tcg-target.c.inc | 3 ++-
meson_options.txt | 2 +-
scripts/meson-buildoptions.sh | 3 +--
tcg/README | 6 ++++++
7 files changed, 19 insertions(+), 11 deletions(-)
^ permalink raw reply [flat|nested] 21+ messages in thread
* Re: [PULL 0/4] tcg patch queue
2021-05-14 11:03 ` Peter Maydell
@ 2021-05-14 14:39 ` Philippe Mathieu-Daudé
0 siblings, 0 replies; 21+ messages in thread
From: Philippe Mathieu-Daudé @ 2021-05-14 14:39 UTC (permalink / raw)
To: Peter Maydell, Richard Henderson; +Cc: QEMU Developers
On 5/14/21 1:03 PM, Peter Maydell wrote:
> On Thu, 13 May 2021 at 13:20, Richard Henderson
> <richard.henderson@linaro.org> wrote:
>>
>> The following changes since commit 3e9f48bcdabe57f8f90cf19f01bbbf3c86937267:
>>
>> Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20210511' into staging (2021-05-12 17:31:52 +0100)
>>
>> are available in the Git repository at:
>>
>> https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20210513
>>
>> for you to fetch changes up to 9bcf4c52f801966b10f802e65c3ecc8bbbd8c660:
>>
>> tcg: Add tcg_constant_tl (2021-05-13 05:42:44 -0500)
>>
>> ----------------------------------------------------------------
>> Minor gen-icount.h fix.
>> BSD cpu_signal_handler fix.
>> Add missing tcg_constant_tl symbol.
>>
>
> Fails to build on FreeBSD and OpenBSD:
>
>
> ../src/accel/tcg/user-exec.c:358:46: error: use of undeclared
> identifier 'T_PAGEFLT'
> TRAP_sig(uc) == PAGE_FAULT_TRAP ?
> ^
> ../src/accel/tcg/user-exec.c:334:31: note: expanded from macro 'PAGE_FAULT_TRAP'
> #define PAGE_FAULT_TRAP T_PAGEFLT
Good excuse to highlight my "gitlab-ci: Allow using FreeBSD runners"
series :)
https://www.mail-archive.com/qemu-devel@nongnu.org/msg806537.html
^ permalink raw reply [flat|nested] 21+ messages in thread
* Re: [PULL 0/4] tcg patch queue
2021-05-13 12:20 Richard Henderson
@ 2021-05-14 11:03 ` Peter Maydell
2021-05-14 14:39 ` Philippe Mathieu-Daudé
0 siblings, 1 reply; 21+ messages in thread
From: Peter Maydell @ 2021-05-14 11:03 UTC (permalink / raw)
To: Richard Henderson; +Cc: QEMU Developers
On Thu, 13 May 2021 at 13:20, Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> The following changes since commit 3e9f48bcdabe57f8f90cf19f01bbbf3c86937267:
>
> Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20210511' into staging (2021-05-12 17:31:52 +0100)
>
> are available in the Git repository at:
>
> https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20210513
>
> for you to fetch changes up to 9bcf4c52f801966b10f802e65c3ecc8bbbd8c660:
>
> tcg: Add tcg_constant_tl (2021-05-13 05:42:44 -0500)
>
> ----------------------------------------------------------------
> Minor gen-icount.h fix.
> BSD cpu_signal_handler fix.
> Add missing tcg_constant_tl symbol.
>
Fails to build on FreeBSD and OpenBSD:
../src/accel/tcg/user-exec.c:358:46: error: use of undeclared
identifier 'T_PAGEFLT'
TRAP_sig(uc) == PAGE_FAULT_TRAP ?
^
../src/accel/tcg/user-exec.c:334:31: note: expanded from macro 'PAGE_FAULT_TRAP'
#define PAGE_FAULT_TRAP T_PAGEFLT
^
thanks
-- PMM
^ permalink raw reply [flat|nested] 21+ messages in thread
* [PULL 0/4] tcg patch queue
@ 2021-05-13 12:20 Richard Henderson
2021-05-14 11:03 ` Peter Maydell
0 siblings, 1 reply; 21+ messages in thread
From: Richard Henderson @ 2021-05-13 12:20 UTC (permalink / raw)
To: qemu-devel; +Cc: peter.maydell
The following changes since commit 3e9f48bcdabe57f8f90cf19f01bbbf3c86937267:
Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20210511' into staging (2021-05-12 17:31:52 +0100)
are available in the Git repository at:
https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20210513
for you to fetch changes up to 9bcf4c52f801966b10f802e65c3ecc8bbbd8c660:
tcg: Add tcg_constant_tl (2021-05-13 05:42:44 -0500)
----------------------------------------------------------------
Minor gen-icount.h fix.
BSD cpu_signal_handler fix.
Add missing tcg_constant_tl symbol.
----------------------------------------------------------------
Matheus Ferst (1):
tcg: Add tcg_constant_tl
Philippe Mathieu-Daudé (2):
MAINTAINERS: Add include/exec/gen-icount.h to 'Main Loop' section
exec/gen-icount.h: Add missing "exec/exec-all.h" include
Warner Losh (1):
tcg: Use correct trap number for page faults on *BSD systems
include/exec/gen-icount.h | 1 +
include/tcg/tcg-op.h | 2 ++
accel/tcg/user-exec.c | 14 ++++++++++++--
MAINTAINERS | 1 +
4 files changed, 16 insertions(+), 2 deletions(-)
^ permalink raw reply [flat|nested] 21+ messages in thread
* Re: [PULL 0/4] tcg patch queue
2019-11-11 15:55 Richard Henderson
@ 2019-11-11 17:36 ` Peter Maydell
0 siblings, 0 replies; 21+ messages in thread
From: Peter Maydell @ 2019-11-11 17:36 UTC (permalink / raw)
To: Richard Henderson; +Cc: QEMU Developers
On Mon, 11 Nov 2019 at 15:56, Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> The following changes since commit 654efcb511d394c1d3f5292c28503d1d19e5b1d3:
>
> Merge remote-tracking branch 'remotes/vivier/tags/q800-branch-pull-request' into staging (2019-11-11 09:23:46 +0000)
>
> are available in the Git repository at:
>
> https://github.com/rth7680/qemu.git tags/pull-tcg-20191111
>
> for you to fetch changes up to cb974c95df0e1c9e73a37facd3e13894bd3eedc2:
>
> tcg/LICENSE: Remove out of date claim about TCG subdirectory licensing (2019-11-11 15:11:21 +0100)
>
> ----------------------------------------------------------------
> Remove no-longer-true statement that TCG is BSD-licensed
>
Applied, thanks.
Please update the changelog at https://wiki.qemu.org/ChangeLog/4.2
for any user-visible changes.
-- PMM
^ permalink raw reply [flat|nested] 21+ messages in thread
* [PULL 0/4] tcg patch queue
@ 2019-11-11 15:55 Richard Henderson
2019-11-11 17:36 ` Peter Maydell
0 siblings, 1 reply; 21+ messages in thread
From: Richard Henderson @ 2019-11-11 15:55 UTC (permalink / raw)
To: qemu-devel; +Cc: peter.maydell
The following changes since commit 654efcb511d394c1d3f5292c28503d1d19e5b1d3:
Merge remote-tracking branch 'remotes/vivier/tags/q800-branch-pull-request' into staging (2019-11-11 09:23:46 +0000)
are available in the Git repository at:
https://github.com/rth7680/qemu.git tags/pull-tcg-20191111
for you to fetch changes up to cb974c95df0e1c9e73a37facd3e13894bd3eedc2:
tcg/LICENSE: Remove out of date claim about TCG subdirectory licensing (2019-11-11 15:11:21 +0100)
----------------------------------------------------------------
Remove no-longer-true statement that TCG is BSD-licensed
----------------------------------------------------------------
Peter Maydell (4):
tcg/aarch64/tcg-target.opc.h: Add copyright/license
tcg/i386/tcg-target.opc.h: Add copyright/license
tcg/ppc/tcg-target.opc.h: Add copyright/license
tcg/LICENSE: Remove out of date claim about TCG subdirectory licensing
tcg/aarch64/tcg-target.opc.h | 15 ++++++++++++---
tcg/i386/tcg-target.opc.h | 28 +++++++++++++++++++++++++---
tcg/ppc/tcg-target.opc.h | 20 ++++++++++++++++++++
LICENSE | 5 +++--
tcg/LICENSE | 3 ---
5 files changed, 60 insertions(+), 11 deletions(-)
delete mode 100644 tcg/LICENSE
^ permalink raw reply [flat|nested] 21+ messages in thread
end of thread, other threads:[~2024-01-11 15:18 UTC | newest]
Thread overview: 21+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2023-08-29 17:02 [PULL 0/4] tcg patch queue Richard Henderson
2023-08-29 17:02 ` [PULL 1/4] softmmu: Assert data in bounds in iotlb_to_section Richard Henderson
2023-08-29 17:02 ` [PULL 2/4] softmmu: Use async_run_on_cpu in tcg_commit Richard Henderson
2023-08-29 17:02 ` [PULL 3/4] tcg: Remove vecop_list check from tcg_gen_not_vec Richard Henderson
2023-08-29 17:02 ` [PULL 4/4] tcg/sparc64: Disable TCG_TARGET_HAS_extr_i64_i32 Richard Henderson
2023-08-29 18:27 ` [PULL 0/4] tcg patch queue Richard Henderson
-- strict thread matches above, loose matches on Subject: below --
2024-01-10 21:52 Richard Henderson
2024-01-11 15:16 ` Peter Maydell
2022-04-20 19:16 Richard Henderson
2022-04-21 4:56 ` Richard Henderson
2022-03-14 17:36 Richard Henderson
2022-03-15 9:53 ` Peter Maydell
2022-01-05 0:40 Richard Henderson
2022-01-05 2:53 ` Richard Henderson
2021-11-11 11:06 Richard Henderson
2021-11-11 13:57 ` Richard Henderson
2021-05-13 12:20 Richard Henderson
2021-05-14 11:03 ` Peter Maydell
2021-05-14 14:39 ` Philippe Mathieu-Daudé
2019-11-11 15:55 Richard Henderson
2019-11-11 17:36 ` Peter Maydell
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).