From: Pierre Morel <pmorel@linux.ibm.com>
To: Matthew Rosato <mjrosato@linux.ibm.com>, qemu-s390x@nongnu.org
Cc: farman@linux.ibm.com, kvm@vger.kernel.org,
schnelle@linux.ibm.com, cohuck@redhat.com,
richard.henderson@linaro.org, thuth@redhat.com,
qemu-devel@nongnu.org, pasic@linux.ibm.com,
alex.williamson@redhat.com, mst@redhat.com, pbonzini@redhat.com,
david@redhat.com, borntraeger@linux.ibm.com
Subject: Re: [PATCH v5 5/9] s390x/pci: enable for load/store intepretation
Date: Fri, 22 Apr 2022 11:27:11 +0200 [thread overview]
Message-ID: <f3515bef-9724-5e3d-0e42-3baa289ed441@linux.ibm.com> (raw)
In-Reply-To: <1d9a128a-1391-712b-abdc-7d4d9c1e5cc0@linux.ibm.com>
On 4/20/22 17:12, Matthew Rosato wrote:
> On 4/19/22 3:47 PM, Pierre Morel wrote:
>>
>>
>> On 4/4/22 20:17, Matthew Rosato wrote:
>>> If the appropriate CPU facilty is available as well as the necessary
>>> ZPCI_OP ioctl, then the underlying KVM host will enable load/store
>>> intepretation for any guest device without a SHM bit in the guest
>>> function handle. For a device that will be using interpretation
>>> support, ensure the guest function handle matches the host function
>>> handle; this value is re-checked every time the guest issues a SET
>>> PCI FN
>>> to enable the guest device as it is the only opportunity to reflect
>>> function handle changes.
>>>
>>> By default, unless interpret=off is specified, interpretation support
>>> will
>>> always be assumed and exploited if the necessary ioctl and features are
>>> available on the host kernel. When these are unavailable, we will
>>> silently
>>> revert to the interception model; this allows existing guest
>>> configurations
>>> to work unmodified on hosts with and without zPCI interpretation
>>> support,
>>> allowing QEMU to choose the best support model available.
>>>
>>> Signed-off-by: Matthew Rosato <mjrosato@linux.ibm.com>
>>> ---
>>> hw/s390x/meson.build | 1 +
>>> hw/s390x/s390-pci-bus.c | 66 ++++++++++++++++++++++++++++++++-
>>> hw/s390x/s390-pci-inst.c | 12 ++++++
>>> hw/s390x/s390-pci-kvm.c | 21 +++++++++++
>>> include/hw/s390x/s390-pci-bus.h | 1 +
>>> include/hw/s390x/s390-pci-kvm.h | 24 ++++++++++++
>>> target/s390x/kvm/kvm.c | 7 ++++
>>> target/s390x/kvm/kvm_s390x.h | 1 +
>>> 8 files changed, 132 insertions(+), 1 deletion(-)
>>> create mode 100644 hw/s390x/s390-pci-kvm.c
>>> create mode 100644 include/hw/s390x/s390-pci-kvm.h
>>>
>>
>> ...snip...
>>
>>> if (s390_pci_msix_init(pbdev)) {
>>> @@ -1360,6 +1423,7 @@ static Property s390_pci_device_properties[] = {
>>> DEFINE_PROP_UINT16("uid", S390PCIBusDevice, uid, UID_UNDEFINED),
>>> DEFINE_PROP_S390_PCI_FID("fid", S390PCIBusDevice, fid),
>>> DEFINE_PROP_STRING("target", S390PCIBusDevice, target),
>>> + DEFINE_PROP_BOOL("interpret", S390PCIBusDevice, interp, true),
>>> DEFINE_PROP_END_OF_LIST(),
>>> };
>>> diff --git a/hw/s390x/s390-pci-inst.c b/hw/s390x/s390-pci-inst.c
>>> index 6d400d4147..c898c8abe9 100644
>>> --- a/hw/s390x/s390-pci-inst.c
>>> +++ b/hw/s390x/s390-pci-inst.c
>>> @@ -18,6 +18,8 @@
>>> #include "sysemu/hw_accel.h"
>>> #include "hw/s390x/s390-pci-inst.h"
>>> #include "hw/s390x/s390-pci-bus.h"
>>> +#include "hw/s390x/s390-pci-kvm.h"
>>> +#include "hw/s390x/s390-pci-vfio.h"
>>> #include "hw/s390x/tod.h"
>>> #ifndef DEBUG_S390PCI_INST
>>> @@ -246,6 +248,16 @@ int clp_service_call(S390CPU *cpu, uint8_t r2,
>>> uintptr_t ra)
>>> goto out;
>>> }
>>> + /*
>>> + * Take this opportunity to make sure we still have an
>>> accurate
>>> + * host fh. It's possible part of the handle changed
>>> while the
>>> + * device was disabled to the guest (e.g. vfio hot reset
>>> for
>>> + * ISM during plug)
>>> + */
>>> + if (pbdev->interp) {
>>> + /* Take this opportunity to make sure we are sync'd
>>> with host */
>>> + s390_pci_get_host_fh(pbdev, &pbdev->fh);
Here we should check the return value and, AFAIU, assume that the device
disappear if it did return false.
>>> + }
>>> pbdev->fh |= FH_MASK_ENABLE;
>>
>> Are we sure here that the PCI device is always enabled?
>> Shouldn't we check?
>
> I guess you mean the host device? Interesting thought.
>
> So, to be clear, the idea on setting FH_MASK_ENABLE here is that we are
> handling a guest CLP SET PCI FN enable so the guest fh should always
> have FH_MASK_ENABLE set if we return CLP_RC_OK to the guest.
>
> But for interpretation, if we find the host function is disabled, I
> suppose we could return an error on the guest CLP (not sure which error
> yet); otherwise, if we return the force-enabled handle and CLP_RC_OK as
> we do here then the guest will just get errors attempting to use it.
hum, in this case can't we have a loop on
clp enable->error->clp disable->clp enable->error...
I think we should return an error if what the guest asked for could not
be done.
>
>
>
--
Pierre Morel
IBM Lab Boeblingen
next prev parent reply other threads:[~2022-04-22 9:25 UTC|newest]
Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-04-04 18:17 [PATCH v5 0/9] s390x/pci: zPCI interpretation support Matthew Rosato
2022-04-04 18:17 ` [PATCH v5 1/9] Update linux headers Matthew Rosato
2022-04-04 18:17 ` [PATCH v5 2/9] vfio: tolerate migration protocol v1 uapi renames Matthew Rosato
2022-04-12 15:50 ` Pierre Morel
2022-04-12 16:07 ` Matthew Rosato
2022-04-19 15:44 ` Pierre Morel
2022-04-04 18:17 ` [PATCH v5 3/9] target/s390x: add zpci-interp to cpu models Matthew Rosato
2022-05-18 8:01 ` Thomas Huth
2022-05-18 8:02 ` Thomas Huth
2022-05-18 8:05 ` Thomas Huth
2022-04-04 18:17 ` [PATCH v5 4/9] s390x/pci: add routine to get host function handle from CLP info Matthew Rosato
2022-04-19 19:15 ` Pierre Morel
2022-05-18 8:13 ` Thomas Huth
2022-04-04 18:17 ` [PATCH v5 5/9] s390x/pci: enable for load/store intepretation Matthew Rosato
2022-04-19 19:47 ` Pierre Morel
2022-04-20 15:12 ` Matthew Rosato
2022-04-22 9:27 ` Pierre Morel [this message]
2022-04-04 18:17 ` [PATCH v5 6/9] s390x/pci: don't fence interpreted devices without MSI-X Matthew Rosato
2022-04-04 18:17 ` [PATCH v5 7/9] s390x/pci: enable adapter event notification for interpreted devices Matthew Rosato
2022-04-22 9:39 ` Pierre Morel
2022-04-22 12:10 ` Matthew Rosato
2022-05-02 7:48 ` Pierre Morel
2022-05-02 9:19 ` Niklas Schnelle
2022-05-02 11:30 ` Pierre Morel
2022-05-02 19:57 ` Matthew Rosato
2022-05-03 14:53 ` Pierre Morel
2022-05-04 14:20 ` Matthew Rosato
2022-04-04 18:17 ` [PATCH v5 8/9] s390x/pci: let intercept devices have separate PCI groups Matthew Rosato
2022-04-04 18:17 ` [PATCH v5 9/9] s390x/pci: reflect proper maxstbl for groups of interpreted devices Matthew Rosato
2022-04-19 19:49 ` Pierre Morel
2022-04-22 9:43 ` Pierre Morel
2022-05-06 9:03 ` Pierre Morel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=f3515bef-9724-5e3d-0e42-3baa289ed441@linux.ibm.com \
--to=pmorel@linux.ibm.com \
--cc=alex.williamson@redhat.com \
--cc=borntraeger@linux.ibm.com \
--cc=cohuck@redhat.com \
--cc=david@redhat.com \
--cc=farman@linux.ibm.com \
--cc=kvm@vger.kernel.org \
--cc=mjrosato@linux.ibm.com \
--cc=mst@redhat.com \
--cc=pasic@linux.ibm.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-s390x@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=schnelle@linux.ibm.com \
--cc=thuth@redhat.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).