From: Pratyush Yadav <p.yadav@ti.com>
To: Tudor Ambarus <tudor.ambarus@microchip.com>
Cc: <jagan@amarulasolutions.com>, <vigneshr@ti.com>,
<u-boot@lists.denx.de>, <nicolas.ferre@microchip.com>
Subject: Re: [PATCH v2 1/4] mtd: spi-nor-core: Introduce SPI_NOR_SOFT_RESET flash_info flag
Date: Wed, 10 Nov 2021 01:01:25 +0530 [thread overview]
Message-ID: <20211109193123.lj2iuix7vaoz27uj@ti.com> (raw)
In-Reply-To: <20211103234950.202289-2-tudor.ambarus@microchip.com>
On 04/11/21 01:49AM, Tudor Ambarus wrote:
> Some flashes can determine if Soft Reset is supported by parsing
> BFPT_DWORD(16). There are however flashes that do not define any of
> the SFDP tables, so they can't discover this capability at SFDP
> parsing time. For such cases introduce the SPI_NOR_SOFT_RESET
> flash_info flag to be able to specify statically this support.
> This flag must be used together with the SPI_NOR_SKIP_SFDP flag.
> For flashes that support Soft Reset and define BFPT, but have
> the BFPT_DWORD(16) missing or with a wrong value, a post_sfdp()
> fixup hook should be used instead, where SNOR_F_SOFT_RESET should
> be set.
Reviewed-by: Pratyush Yadav <p.yadav@ti.com>
--
Regards,
Pratyush Yadav
Texas Instruments Inc.
next prev parent reply other threads:[~2021-11-09 19:31 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-11-03 23:49 [PATCH v2 0/4] mtd: spi-nor: Fix software reset; add mx66lm1g45g Tudor Ambarus
2021-11-03 23:49 ` [PATCH v2 1/4] mtd: spi-nor-core: Introduce SPI_NOR_SOFT_RESET flash_info flag Tudor Ambarus
2021-11-09 19:31 ` Pratyush Yadav [this message]
2021-11-03 23:49 ` [PATCH v2 2/4] mtd: spi-nor-core: macronix: Add support for mx66lm1g45g Tudor Ambarus
2021-11-12 21:50 ` Pratyush Yadav
2021-11-13 13:48 ` Jagan Teki
2021-11-15 5:25 ` Tudor.Ambarus
2021-11-03 23:49 ` [PATCH v2 3/4] Revert "mtd: spi-nor-core: Perform a Soft Reset on boot" Tudor Ambarus
2021-11-09 19:26 ` Pratyush Yadav
2021-11-10 8:44 ` Tudor.Ambarus
2021-11-12 13:13 ` Pratyush Yadav
2021-11-15 5:44 ` Tudor.Ambarus
2021-12-16 18:45 ` Pratyush Yadav
2021-12-17 6:27 ` Tudor.Ambarus
2021-12-17 10:40 ` Pratyush Yadav
2021-11-03 23:49 ` [PATCH v2 4/4] mtd: spi-nor-core: Fix the opcode extension for the software reset sequence Tudor Ambarus
2021-11-09 19:29 ` Pratyush Yadav
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20211109193123.lj2iuix7vaoz27uj@ti.com \
--to=p.yadav@ti.com \
--cc=jagan@amarulasolutions.com \
--cc=nicolas.ferre@microchip.com \
--cc=tudor.ambarus@microchip.com \
--cc=u-boot@lists.denx.de \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).