From: claudiu beznea <claudiu.beznea@tuxon.dev> To: Biju Das <biju.das.jz@bp.renesas.com>, "geert+renesas@glider.be" <geert+renesas@glider.be>, "mturquette@baylibre.com" <mturquette@baylibre.com>, "sboyd@kernel.org" <sboyd@kernel.org>, "robh@kernel.org" <robh@kernel.org>, "krzysztof.kozlowski+dt@linaro.org" <krzysztof.kozlowski+dt@linaro.org>, "conor+dt@kernel.org" <conor+dt@kernel.org>, "magnus.damm@gmail.com" <magnus.damm@gmail.com>, "paul.walmsley@sifive.com" <paul.walmsley@sifive.com>, "palmer@dabbelt.com" <palmer@dabbelt.com>, "aou@eecs.berkeley.edu" <aou@eecs.berkeley.edu> Cc: "linux-renesas-soc@vger.kernel.org" <linux-renesas-soc@vger.kernel.org>, "linux-clk@vger.kernel.org" <linux-clk@vger.kernel.org>, "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>, "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>, "linux-riscv@lists.infradead.org" <linux-riscv@lists.infradead.org>, Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com> Subject: Re: [PATCH 02/17] dt-bindings: clock: r9a07g044-cpg: Add power domain IDs Date: Thu, 8 Feb 2024 17:55:53 +0200 [thread overview] Message-ID: <0e45aef2-5fc5-4677-9370-b9e565f0767b@tuxon.dev> (raw) In-Reply-To: <TYCPR01MB1126925EE70DA30AC2662862686442@TYCPR01MB11269.jpnprd01.prod.outlook.com> Hi, Biju, On 08.02.2024 16:39, Biju Das wrote: > Hi Claudiu, > >> -----Original Message----- >> From: Claudiu <claudiu.beznea@tuxon.dev> >> Sent: Thursday, February 8, 2024 12:43 PM >> Subject: [PATCH 02/17] dt-bindings: clock: r9a07g044-cpg: Add power domain >> IDs >> >> From: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com> >> >> Add power domain IDs for RZ/G2L (R9A07G044) SoC. >> >> Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com> >> --- >> include/dt-bindings/clock/r9a07g044-cpg.h | 58 +++++++++++++++++++++++ >> 1 file changed, 58 insertions(+) >> >> diff --git a/include/dt-bindings/clock/r9a07g044-cpg.h b/include/dt- >> bindings/clock/r9a07g044-cpg.h >> index 0bb17ff1a01a..e209f96f92b7 100644 >> --- a/include/dt-bindings/clock/r9a07g044-cpg.h >> +++ b/include/dt-bindings/clock/r9a07g044-cpg.h >> @@ -217,4 +217,62 @@ >> #define R9A07G044_ADC_ADRST_N 82 >> #define R9A07G044_TSU_PRESETN 83 >> >> +/* Power domain IDs. */ >> +#define R9A07G044_PD_ALWAYS_ON 0 >> +#define R9A07G044_PD_GIC 1 >> +#define R9A07G044_PD_IA55 2 >> +#define R9A07G044_PD_MHU 3 >> +#define R9A07G044_PD_CORESIGHT 4 >> +#define R9A07G044_PD_SYC 5 >> +#define R9A07G044_PD_DMAC 6 >> +#define R9A07G044_PD_GTM0 7 >> +#define R9A07G044_PD_GTM1 8 >> +#define R9A07G044_PD_GTM2 9 >> +#define R9A07G044_PD_MTU 10 >> +#define R9A07G044_PD_POE3 11 >> +#define R9A07G044_PD_GPT 12 >> +#define R9A07G044_PD_POEGA 13 >> +#define R9A07G044_PD_POEGB 14 >> +#define R9A07G044_PD_POEGC 15 >> +#define R9A07G044_PD_POEGD 16 >> +#define R9A07G044_PD_WDT0 17 >> +#define R9A07G044_PD_WDT1 18 >> +#define R9A07G044_PD_SPI 19 >> +#define R9A07G044_PD_SDHI0 20 >> +#define R9A07G044_PD_SDHI1 21 >> +#define R9A07G044_PD_3DGE 22 >> +#define R9A07G044_PD_ISU 23 >> +#define R9A07G044_PD_VCPL4 24 >> +#define R9A07G044_PD_CRU 25 >> +#define R9A07G044_PD_MIPI_DSI 26 >> +#define R9A07G044_PD_LCDC 27 >> +#define R9A07G044_PD_SSI0 28 >> +#define R9A07G044_PD_SSI1 29 >> +#define R9A07G044_PD_SSI2 30 >> +#define R9A07G044_PD_SSI3 31 >> +#define R9A07G044_PD_SRC 32 >> +#define R9A07G044_PD_USB0 33 >> +#define R9A07G044_PD_USB1 34 >> +#define R9A07G044_PD_USB_PHY 35 >> +#define R9A07G044_PD_ETHER0 36 >> +#define R9A07G044_PD_ETHER1 37 >> +#define R9A07G044_PD_I2C0 38 >> +#define R9A07G044_PD_I2C1 39 >> +#define R9A07G044_PD_I2C2 40 >> +#define R9A07G044_PD_I2C3 41 >> +#define R9A07G044_PD_SCIF0 42 >> +#define R9A07G044_PD_SCIF1 43 >> +#define R9A07G044_PD_SCIF2 44 >> +#define R9A07G044_PD_SCIF3 45 >> +#define R9A07G044_PD_SCIF4 46 >> +#define R9A07G044_PD_SCI0 47 >> +#define R9A07G044_PD_SCI1 48 >> +#define R9A07G044_PD_IRDA 49 >> +#define R9A07G044_PD_RSPI0 50 >> +#define R9A07G044_PD_RSPI1 51 >> +#define R9A07G044_PD_RSPI2 52 >> +#define R9A07G044_PD_CANFD 53 >> +#define R9A07G044_PD_ADC 54 >> +#define R9A07G044_PD_TSU 55 > > Not sure these PD id's can be generic and used across all RZ/G2L family > devices and RZ/V2M? That may be another approach. I chose this one to have everything SoC specific in a single place. With this, e.g., we can have all the SCIF related IDs grouped together (as we know from the beginning how many SCIF blocks a SoC has): +#define R9A07G044_PD_SCIF0 42 +#define R9A07G044_PD_SCIF1 43 +#define R9A07G044_PD_SCIF2 44 +#define R9A07G044_PD_SCIF3 45 +#define R9A07G044_PD_SCIF4 46 If a single file with all the IDs for all the SoC will be used then, as every SoC will have a different number of SCIFs, I2Cs, RSPIs, to keep the DT binding backward compatibility, we will end up with these IDs not being grouped on functionality, e.g., we may end up with something like: +#define R9A07G044_PD_I2C0 38 +#define R9A07G044_PD_I2C1 39 +#define R9A07G044_PD_I2C2 40 +#define R9A07G044_PD_I2C3 41 +#define R9A07G044_PD_SCIF0 42 +#define R9A07G044_PD_SCIF1 43 +#define R9A07G044_PD_SCIF2 44 +#define R9A07G044_PD_SCIF3 45 +#define R9A07G044_PD_SCIF4 46 +#define R9A07G044_PD_SCI0 47 +#define R9A07G044_PD_SCI1 48 +#define R9A07G044_PD_IRDA 49 +#define R9A07G044_PD_RSPI0 50 +#define R9A07G044_PD_RSPI1 51 +#define R9A07G044_PD_RSPI2 52 +#define R9A07G044_PD_CANFD 53 +#define R9A07G044_PD_ADC 54 +#define R9A07G044_PD_TSU 55 +#define R9A07G044_PD_SCIF5 56 +#define R9A07G044_PD_SCIF6 57 +#define R9A07G044_PD_I2C4 58 +#define R9A07G044_PD_RSPI3 58 +#define R9A07G044_PD_RSPI4 59 Of course, I can adjust it if Geert wants it differently. Thank you, Claudiu Beznea > > Cheers, > Biju > >> + >> #endif /* __DT_BINDINGS_CLOCK_R9A07G044_CPG_H__ */ >> -- >> 2.39.2 >> >
WARNING: multiple messages have this Message-ID (diff)
From: claudiu beznea <claudiu.beznea@tuxon.dev> To: Biju Das <biju.das.jz@bp.renesas.com>, "geert+renesas@glider.be" <geert+renesas@glider.be>, "mturquette@baylibre.com" <mturquette@baylibre.com>, "sboyd@kernel.org" <sboyd@kernel.org>, "robh@kernel.org" <robh@kernel.org>, "krzysztof.kozlowski+dt@linaro.org" <krzysztof.kozlowski+dt@linaro.org>, "conor+dt@kernel.org" <conor+dt@kernel.org>, "magnus.damm@gmail.com" <magnus.damm@gmail.com>, "paul.walmsley@sifive.com" <paul.walmsley@sifive.com>, "palmer@dabbelt.com" <palmer@dabbelt.com>, "aou@eecs.berkeley.edu" <aou@eecs.berkeley.edu> Cc: "linux-renesas-soc@vger.kernel.org" <linux-renesas-soc@vger.kernel.org>, "linux-clk@vger.kernel.org" <linux-clk@vger.kernel.org>, "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>, "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>, "linux-riscv@lists.infradead.org" <linux-riscv@lists.infradead.org>, Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com> Subject: Re: [PATCH 02/17] dt-bindings: clock: r9a07g044-cpg: Add power domain IDs Date: Thu, 8 Feb 2024 17:55:53 +0200 [thread overview] Message-ID: <0e45aef2-5fc5-4677-9370-b9e565f0767b@tuxon.dev> (raw) In-Reply-To: <TYCPR01MB1126925EE70DA30AC2662862686442@TYCPR01MB11269.jpnprd01.prod.outlook.com> Hi, Biju, On 08.02.2024 16:39, Biju Das wrote: > Hi Claudiu, > >> -----Original Message----- >> From: Claudiu <claudiu.beznea@tuxon.dev> >> Sent: Thursday, February 8, 2024 12:43 PM >> Subject: [PATCH 02/17] dt-bindings: clock: r9a07g044-cpg: Add power domain >> IDs >> >> From: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com> >> >> Add power domain IDs for RZ/G2L (R9A07G044) SoC. >> >> Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com> >> --- >> include/dt-bindings/clock/r9a07g044-cpg.h | 58 +++++++++++++++++++++++ >> 1 file changed, 58 insertions(+) >> >> diff --git a/include/dt-bindings/clock/r9a07g044-cpg.h b/include/dt- >> bindings/clock/r9a07g044-cpg.h >> index 0bb17ff1a01a..e209f96f92b7 100644 >> --- a/include/dt-bindings/clock/r9a07g044-cpg.h >> +++ b/include/dt-bindings/clock/r9a07g044-cpg.h >> @@ -217,4 +217,62 @@ >> #define R9A07G044_ADC_ADRST_N 82 >> #define R9A07G044_TSU_PRESETN 83 >> >> +/* Power domain IDs. */ >> +#define R9A07G044_PD_ALWAYS_ON 0 >> +#define R9A07G044_PD_GIC 1 >> +#define R9A07G044_PD_IA55 2 >> +#define R9A07G044_PD_MHU 3 >> +#define R9A07G044_PD_CORESIGHT 4 >> +#define R9A07G044_PD_SYC 5 >> +#define R9A07G044_PD_DMAC 6 >> +#define R9A07G044_PD_GTM0 7 >> +#define R9A07G044_PD_GTM1 8 >> +#define R9A07G044_PD_GTM2 9 >> +#define R9A07G044_PD_MTU 10 >> +#define R9A07G044_PD_POE3 11 >> +#define R9A07G044_PD_GPT 12 >> +#define R9A07G044_PD_POEGA 13 >> +#define R9A07G044_PD_POEGB 14 >> +#define R9A07G044_PD_POEGC 15 >> +#define R9A07G044_PD_POEGD 16 >> +#define R9A07G044_PD_WDT0 17 >> +#define R9A07G044_PD_WDT1 18 >> +#define R9A07G044_PD_SPI 19 >> +#define R9A07G044_PD_SDHI0 20 >> +#define R9A07G044_PD_SDHI1 21 >> +#define R9A07G044_PD_3DGE 22 >> +#define R9A07G044_PD_ISU 23 >> +#define R9A07G044_PD_VCPL4 24 >> +#define R9A07G044_PD_CRU 25 >> +#define R9A07G044_PD_MIPI_DSI 26 >> +#define R9A07G044_PD_LCDC 27 >> +#define R9A07G044_PD_SSI0 28 >> +#define R9A07G044_PD_SSI1 29 >> +#define R9A07G044_PD_SSI2 30 >> +#define R9A07G044_PD_SSI3 31 >> +#define R9A07G044_PD_SRC 32 >> +#define R9A07G044_PD_USB0 33 >> +#define R9A07G044_PD_USB1 34 >> +#define R9A07G044_PD_USB_PHY 35 >> +#define R9A07G044_PD_ETHER0 36 >> +#define R9A07G044_PD_ETHER1 37 >> +#define R9A07G044_PD_I2C0 38 >> +#define R9A07G044_PD_I2C1 39 >> +#define R9A07G044_PD_I2C2 40 >> +#define R9A07G044_PD_I2C3 41 >> +#define R9A07G044_PD_SCIF0 42 >> +#define R9A07G044_PD_SCIF1 43 >> +#define R9A07G044_PD_SCIF2 44 >> +#define R9A07G044_PD_SCIF3 45 >> +#define R9A07G044_PD_SCIF4 46 >> +#define R9A07G044_PD_SCI0 47 >> +#define R9A07G044_PD_SCI1 48 >> +#define R9A07G044_PD_IRDA 49 >> +#define R9A07G044_PD_RSPI0 50 >> +#define R9A07G044_PD_RSPI1 51 >> +#define R9A07G044_PD_RSPI2 52 >> +#define R9A07G044_PD_CANFD 53 >> +#define R9A07G044_PD_ADC 54 >> +#define R9A07G044_PD_TSU 55 > > Not sure these PD id's can be generic and used across all RZ/G2L family > devices and RZ/V2M? That may be another approach. I chose this one to have everything SoC specific in a single place. With this, e.g., we can have all the SCIF related IDs grouped together (as we know from the beginning how many SCIF blocks a SoC has): +#define R9A07G044_PD_SCIF0 42 +#define R9A07G044_PD_SCIF1 43 +#define R9A07G044_PD_SCIF2 44 +#define R9A07G044_PD_SCIF3 45 +#define R9A07G044_PD_SCIF4 46 If a single file with all the IDs for all the SoC will be used then, as every SoC will have a different number of SCIFs, I2Cs, RSPIs, to keep the DT binding backward compatibility, we will end up with these IDs not being grouped on functionality, e.g., we may end up with something like: +#define R9A07G044_PD_I2C0 38 +#define R9A07G044_PD_I2C1 39 +#define R9A07G044_PD_I2C2 40 +#define R9A07G044_PD_I2C3 41 +#define R9A07G044_PD_SCIF0 42 +#define R9A07G044_PD_SCIF1 43 +#define R9A07G044_PD_SCIF2 44 +#define R9A07G044_PD_SCIF3 45 +#define R9A07G044_PD_SCIF4 46 +#define R9A07G044_PD_SCI0 47 +#define R9A07G044_PD_SCI1 48 +#define R9A07G044_PD_IRDA 49 +#define R9A07G044_PD_RSPI0 50 +#define R9A07G044_PD_RSPI1 51 +#define R9A07G044_PD_RSPI2 52 +#define R9A07G044_PD_CANFD 53 +#define R9A07G044_PD_ADC 54 +#define R9A07G044_PD_TSU 55 +#define R9A07G044_PD_SCIF5 56 +#define R9A07G044_PD_SCIF6 57 +#define R9A07G044_PD_I2C4 58 +#define R9A07G044_PD_RSPI3 58 +#define R9A07G044_PD_RSPI4 59 Of course, I can adjust it if Geert wants it differently. Thank you, Claudiu Beznea > > Cheers, > Biju > >> + >> #endif /* __DT_BINDINGS_CLOCK_R9A07G044_CPG_H__ */ >> -- >> 2.39.2 >> > _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2024-02-08 15:55 UTC|newest] Thread overview: 120+ messages / expand[flat|nested] mbox.gz Atom feed top 2024-02-08 12:42 [PATCH 00/17] clk: renesas: rzg2l: Add support for power domains Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-08 12:42 ` [PATCH 01/17] dt-bindings: clock: r9a07g043-cpg: Add power domain IDs Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-08 14:30 ` Biju Das 2024-02-08 14:30 ` Biju Das 2024-02-08 15:45 ` claudiu beznea 2024-02-08 15:45 ` claudiu beznea 2024-02-08 16:28 ` Biju Das 2024-02-08 16:28 ` Biju Das 2024-02-08 16:53 ` claudiu beznea 2024-02-08 16:53 ` claudiu beznea 2024-02-08 19:20 ` Biju Das 2024-02-08 19:20 ` Biju Das 2024-02-12 8:02 ` claudiu beznea 2024-02-12 8:02 ` claudiu beznea 2024-02-12 8:59 ` Biju Das 2024-02-12 8:59 ` Biju Das 2024-02-12 10:17 ` claudiu beznea 2024-02-12 10:17 ` claudiu beznea 2024-02-12 10:32 ` Biju Das 2024-02-12 10:32 ` Biju Das 2024-02-12 11:08 ` claudiu beznea 2024-02-12 11:08 ` claudiu beznea 2024-02-16 14:01 ` Geert Uytterhoeven 2024-02-16 14:01 ` Geert Uytterhoeven 2024-02-19 7:36 ` claudiu beznea 2024-02-19 7:36 ` claudiu beznea 2024-02-08 12:42 ` [PATCH 02/17] dt-bindings: clock: r9a07g044-cpg: " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-08 14:39 ` Biju Das 2024-02-08 14:39 ` Biju Das 2024-02-08 15:55 ` claudiu beznea [this message] 2024-02-08 15:55 ` claudiu beznea 2024-02-16 14:02 ` Geert Uytterhoeven 2024-02-16 14:02 ` Geert Uytterhoeven 2024-02-08 12:42 ` [PATCH 03/17] dt-bindings: clock: r9a07g054-cpg: " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:02 ` Geert Uytterhoeven 2024-02-16 14:02 ` Geert Uytterhoeven 2024-02-08 12:42 ` [PATCH 04/17] dt-bindings: clock: r9a08g045-cpg: " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:03 ` Geert Uytterhoeven 2024-02-16 14:03 ` Geert Uytterhoeven 2024-02-08 12:42 ` [PATCH 05/17] dt-bindings: clock: r9a09g011-cpg: Add always-on " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:03 ` Geert Uytterhoeven 2024-02-16 14:03 ` Geert Uytterhoeven 2024-02-19 7:39 ` claudiu beznea 2024-02-19 7:39 ` claudiu beznea 2024-02-08 12:42 ` [PATCH 06/17] dt-bindings: clock: renesas,rzg2l-cpg: Update #power-domain-cells = <1> Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-09 7:56 ` Krzysztof Kozlowski 2024-02-09 7:56 ` Krzysztof Kozlowski 2024-02-09 11:57 ` claudiu beznea 2024-02-09 11:57 ` claudiu beznea 2024-02-16 14:04 ` Geert Uytterhoeven 2024-02-16 14:04 ` Geert Uytterhoeven 2024-02-19 8:18 ` claudiu beznea 2024-02-19 8:18 ` claudiu beznea 2024-02-08 12:42 ` [PATCH 07/17] clk: renesas: rzg2l: Extend power domain support Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:08 ` Geert Uytterhoeven 2024-02-16 14:08 ` Geert Uytterhoeven 2024-02-19 8:24 ` claudiu beznea 2024-02-19 8:24 ` claudiu beznea 2024-02-19 8:48 ` Geert Uytterhoeven 2024-02-19 8:48 ` Geert Uytterhoeven 2024-02-19 9:04 ` claudiu beznea 2024-02-19 9:04 ` claudiu beznea 2024-02-20 19:32 ` Geert Uytterhoeven 2024-02-20 19:32 ` Geert Uytterhoeven 2024-02-21 6:14 ` claudiu beznea 2024-02-21 6:14 ` claudiu beznea 2024-02-08 12:42 ` [PATCH 08/17] clk: renesas: r9a07g043: Add initial support for power domains Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:09 ` Geert Uytterhoeven 2024-02-16 14:09 ` Geert Uytterhoeven 2024-02-19 8:25 ` claudiu beznea 2024-02-19 8:25 ` claudiu beznea 2024-02-08 12:42 ` [PATCH 09/17] clk: renesas: r9a07g044: " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:09 ` Geert Uytterhoeven 2024-02-16 14:09 ` Geert Uytterhoeven 2024-02-08 12:42 ` [PATCH 10/17] clk: renesas: r9a08g045: Add " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:10 ` Geert Uytterhoeven 2024-02-16 14:10 ` Geert Uytterhoeven 2024-02-21 13:35 ` claudiu beznea 2024-02-21 13:35 ` claudiu beznea 2024-02-08 12:42 ` [PATCH 11/17] clk: renesas: r9a09g011: Add initial " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:10 ` Geert Uytterhoeven 2024-02-16 14:10 ` Geert Uytterhoeven 2024-02-08 12:42 ` [PATCH 12/17] arm64: dts: renesas: rzg3s-smarc-som: Guard the ethernet IRQ GPIOs with proper flags Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:17 ` Geert Uytterhoeven 2024-02-16 14:17 ` Geert Uytterhoeven 2024-02-19 8:29 ` claudiu beznea 2024-02-19 8:29 ` claudiu beznea 2024-02-08 12:42 ` [PATCH 13/17] arm64: dts: renesas: r9a07g043: Update #power-domain-cells = <1> Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:11 ` Geert Uytterhoeven 2024-02-16 14:11 ` Geert Uytterhoeven 2024-02-08 12:42 ` [PATCH 14/17] arm64: dts: renesas: r9a07g044: " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:11 ` Geert Uytterhoeven 2024-02-16 14:11 ` Geert Uytterhoeven 2024-02-08 12:42 ` [PATCH 15/17] arm64: dts: renesas: r9a07g054: " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:11 ` Geert Uytterhoeven 2024-02-16 14:11 ` Geert Uytterhoeven 2024-02-08 12:42 ` [PATCH 16/17] arm64: dts: renesas: r9a08g045: " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:12 ` Geert Uytterhoeven 2024-02-16 14:12 ` Geert Uytterhoeven 2024-02-08 12:43 ` [PATCH 17/17] arm64: dts: renesas: r9a09g011: " Claudiu 2024-02-08 12:43 ` Claudiu 2024-02-16 14:12 ` Geert Uytterhoeven 2024-02-16 14:12 ` Geert Uytterhoeven
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=0e45aef2-5fc5-4677-9370-b9e565f0767b@tuxon.dev \ --to=claudiu.beznea@tuxon.dev \ --cc=aou@eecs.berkeley.edu \ --cc=biju.das.jz@bp.renesas.com \ --cc=claudiu.beznea.uj@bp.renesas.com \ --cc=conor+dt@kernel.org \ --cc=devicetree@vger.kernel.org \ --cc=geert+renesas@glider.be \ --cc=krzysztof.kozlowski+dt@linaro.org \ --cc=linux-clk@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-renesas-soc@vger.kernel.org \ --cc=linux-riscv@lists.infradead.org \ --cc=magnus.damm@gmail.com \ --cc=mturquette@baylibre.com \ --cc=palmer@dabbelt.com \ --cc=paul.walmsley@sifive.com \ --cc=robh@kernel.org \ --cc=sboyd@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.