From: Geert Uytterhoeven <geert@linux-m68k.org> To: Claudiu <claudiu.beznea@tuxon.dev> Cc: mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, magnus.damm@gmail.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu, linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com> Subject: Re: [PATCH 01/17] dt-bindings: clock: r9a07g043-cpg: Add power domain IDs Date: Fri, 16 Feb 2024 15:01:40 +0100 [thread overview] Message-ID: <CAMuHMdUCB3GQxGPxG35rebN2yrKYBnZDzORaEEOuZb3aMgrf6g@mail.gmail.com> (raw) In-Reply-To: <20240208124300.2740313-2-claudiu.beznea.uj@bp.renesas.com> Hi Claudiu, On Thu, Feb 8, 2024 at 1:43 PM Claudiu <claudiu.beznea@tuxon.dev> wrote: > From: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com> > > Add power domain IDs for RZ/G2UL (R9A07G043) SoC. > > Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com> Thanks for your patch! > --- a/include/dt-bindings/clock/r9a07g043-cpg.h > +++ b/include/dt-bindings/clock/r9a07g043-cpg.h > @@ -200,5 +200,53 @@ > #define R9A07G043_AX45MP_CORE0_RESETN 78 /* RZ/Five Only */ > #define R9A07G043_IAX45_RESETN 79 /* RZ/Five Only */ > > +/* Power domain IDs. */ > +#define R9A07G043_PD_ALWAYS_ON 0 > +#define R9A07G043_PD_GIC 1 As this file is shared between RZ/G2UL and RZ/Five, R9A07G043_PD_GIC needs an "/* RZ/G2UL Only */" comment > +#define R9A07G043_PD_IA55 2 > +#define R9A07G043_PD_MHU 3 > +#define R9A07G043_PD_CORESIGHT 4 > +#define R9A07G043_PD_SYC 5 Likewise for the four above. > +#define R9A07G043_PD_DMAC 6 > +#define R9A07G043_PD_GTM0 7 > +#define R9A07G043_PD_GTM1 8 > +#define R9A07G043_PD_GTM2 9 > +#define R9A07G043_PD_MTU 10 > +#define R9A07G043_PD_POE3 11 > +#define R9A07G043_PD_WDT0 12 > +#define R9A07G043_PD_SPI 13 > +#define R9A07G043_PD_SDHI0 14 > +#define R9A07G043_PD_SDHI1 15 > +#define R9A07G043_PD_ISU 16 > +#define R9A07G043_PD_CRU 17 > +#define R9A07G043_PD_LCDC 18 Likewise for the three above. > +#define R9A07G043_PD_SSI0 19 > +#define R9A07G043_PD_SSI1 20 > +#define R9A07G043_PD_SSI2 21 > +#define R9A07G043_PD_SSI3 22 > +#define R9A07G043_PD_SRC 23 > +#define R9A07G043_PD_USB0 24 > +#define R9A07G043_PD_USB1 25 > +#define R9A07G043_PD_USB_PHY 26 > +#define R9A07G043_PD_ETHER0 27 > +#define R9A07G043_PD_ETHER1 28 > +#define R9A07G043_PD_I2C0 29 > +#define R9A07G043_PD_I2C1 30 > +#define R9A07G043_PD_I2C2 31 > +#define R9A07G043_PD_I2C3 32 > +#define R9A07G043_PD_SCIF0 33 > +#define R9A07G043_PD_SCIF1 34 > +#define R9A07G043_PD_SCIF2 35 > +#define R9A07G043_PD_SCIF3 36 > +#define R9A07G043_PD_SCIF4 37 > +#define R9A07G043_PD_SCI0 38 > +#define R9A07G043_PD_SCI1 39 > +#define R9A07G043_PD_IRDA 40 > +#define R9A07G043_PD_RSPI0 41 > +#define R9A07G043_PD_RSPI1 42 > +#define R9A07G043_PD_RSPI2 43 > +#define R9A07G043_PD_CANFD 44 > +#define R9A07G043_PD_ADC 45 > +#define R9A07G043_PD_TSU 46 > > #endif /* __DT_BINDINGS_CLOCK_R9A07G043_CPG_H__ */ In addition, you need definitions for the modules that are only present on RZ/Five, e.g. #define R9A07G043_PD_PLIC 47 /* RZ/Five Only */ Gr{oetje,eeting}s, Geert -- Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org In personal conversations with technical people, I call myself a hacker. But when I'm talking to journalists I just say "programmer" or something like that. -- Linus Torvalds
WARNING: multiple messages have this Message-ID (diff)
From: Geert Uytterhoeven <geert@linux-m68k.org> To: Claudiu <claudiu.beznea@tuxon.dev> Cc: mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, magnus.damm@gmail.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu, linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com> Subject: Re: [PATCH 01/17] dt-bindings: clock: r9a07g043-cpg: Add power domain IDs Date: Fri, 16 Feb 2024 15:01:40 +0100 [thread overview] Message-ID: <CAMuHMdUCB3GQxGPxG35rebN2yrKYBnZDzORaEEOuZb3aMgrf6g@mail.gmail.com> (raw) In-Reply-To: <20240208124300.2740313-2-claudiu.beznea.uj@bp.renesas.com> Hi Claudiu, On Thu, Feb 8, 2024 at 1:43 PM Claudiu <claudiu.beznea@tuxon.dev> wrote: > From: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com> > > Add power domain IDs for RZ/G2UL (R9A07G043) SoC. > > Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com> Thanks for your patch! > --- a/include/dt-bindings/clock/r9a07g043-cpg.h > +++ b/include/dt-bindings/clock/r9a07g043-cpg.h > @@ -200,5 +200,53 @@ > #define R9A07G043_AX45MP_CORE0_RESETN 78 /* RZ/Five Only */ > #define R9A07G043_IAX45_RESETN 79 /* RZ/Five Only */ > > +/* Power domain IDs. */ > +#define R9A07G043_PD_ALWAYS_ON 0 > +#define R9A07G043_PD_GIC 1 As this file is shared between RZ/G2UL and RZ/Five, R9A07G043_PD_GIC needs an "/* RZ/G2UL Only */" comment > +#define R9A07G043_PD_IA55 2 > +#define R9A07G043_PD_MHU 3 > +#define R9A07G043_PD_CORESIGHT 4 > +#define R9A07G043_PD_SYC 5 Likewise for the four above. > +#define R9A07G043_PD_DMAC 6 > +#define R9A07G043_PD_GTM0 7 > +#define R9A07G043_PD_GTM1 8 > +#define R9A07G043_PD_GTM2 9 > +#define R9A07G043_PD_MTU 10 > +#define R9A07G043_PD_POE3 11 > +#define R9A07G043_PD_WDT0 12 > +#define R9A07G043_PD_SPI 13 > +#define R9A07G043_PD_SDHI0 14 > +#define R9A07G043_PD_SDHI1 15 > +#define R9A07G043_PD_ISU 16 > +#define R9A07G043_PD_CRU 17 > +#define R9A07G043_PD_LCDC 18 Likewise for the three above. > +#define R9A07G043_PD_SSI0 19 > +#define R9A07G043_PD_SSI1 20 > +#define R9A07G043_PD_SSI2 21 > +#define R9A07G043_PD_SSI3 22 > +#define R9A07G043_PD_SRC 23 > +#define R9A07G043_PD_USB0 24 > +#define R9A07G043_PD_USB1 25 > +#define R9A07G043_PD_USB_PHY 26 > +#define R9A07G043_PD_ETHER0 27 > +#define R9A07G043_PD_ETHER1 28 > +#define R9A07G043_PD_I2C0 29 > +#define R9A07G043_PD_I2C1 30 > +#define R9A07G043_PD_I2C2 31 > +#define R9A07G043_PD_I2C3 32 > +#define R9A07G043_PD_SCIF0 33 > +#define R9A07G043_PD_SCIF1 34 > +#define R9A07G043_PD_SCIF2 35 > +#define R9A07G043_PD_SCIF3 36 > +#define R9A07G043_PD_SCIF4 37 > +#define R9A07G043_PD_SCI0 38 > +#define R9A07G043_PD_SCI1 39 > +#define R9A07G043_PD_IRDA 40 > +#define R9A07G043_PD_RSPI0 41 > +#define R9A07G043_PD_RSPI1 42 > +#define R9A07G043_PD_RSPI2 43 > +#define R9A07G043_PD_CANFD 44 > +#define R9A07G043_PD_ADC 45 > +#define R9A07G043_PD_TSU 46 > > #endif /* __DT_BINDINGS_CLOCK_R9A07G043_CPG_H__ */ In addition, you need definitions for the modules that are only present on RZ/Five, e.g. #define R9A07G043_PD_PLIC 47 /* RZ/Five Only */ Gr{oetje,eeting}s, Geert -- Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org In personal conversations with technical people, I call myself a hacker. But when I'm talking to journalists I just say "programmer" or something like that. -- Linus Torvalds _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2024-02-16 14:01 UTC|newest] Thread overview: 120+ messages / expand[flat|nested] mbox.gz Atom feed top 2024-02-08 12:42 [PATCH 00/17] clk: renesas: rzg2l: Add support for power domains Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-08 12:42 ` [PATCH 01/17] dt-bindings: clock: r9a07g043-cpg: Add power domain IDs Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-08 14:30 ` Biju Das 2024-02-08 14:30 ` Biju Das 2024-02-08 15:45 ` claudiu beznea 2024-02-08 15:45 ` claudiu beznea 2024-02-08 16:28 ` Biju Das 2024-02-08 16:28 ` Biju Das 2024-02-08 16:53 ` claudiu beznea 2024-02-08 16:53 ` claudiu beznea 2024-02-08 19:20 ` Biju Das 2024-02-08 19:20 ` Biju Das 2024-02-12 8:02 ` claudiu beznea 2024-02-12 8:02 ` claudiu beznea 2024-02-12 8:59 ` Biju Das 2024-02-12 8:59 ` Biju Das 2024-02-12 10:17 ` claudiu beznea 2024-02-12 10:17 ` claudiu beznea 2024-02-12 10:32 ` Biju Das 2024-02-12 10:32 ` Biju Das 2024-02-12 11:08 ` claudiu beznea 2024-02-12 11:08 ` claudiu beznea 2024-02-16 14:01 ` Geert Uytterhoeven [this message] 2024-02-16 14:01 ` Geert Uytterhoeven 2024-02-19 7:36 ` claudiu beznea 2024-02-19 7:36 ` claudiu beznea 2024-02-08 12:42 ` [PATCH 02/17] dt-bindings: clock: r9a07g044-cpg: " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-08 14:39 ` Biju Das 2024-02-08 14:39 ` Biju Das 2024-02-08 15:55 ` claudiu beznea 2024-02-08 15:55 ` claudiu beznea 2024-02-16 14:02 ` Geert Uytterhoeven 2024-02-16 14:02 ` Geert Uytterhoeven 2024-02-08 12:42 ` [PATCH 03/17] dt-bindings: clock: r9a07g054-cpg: " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:02 ` Geert Uytterhoeven 2024-02-16 14:02 ` Geert Uytterhoeven 2024-02-08 12:42 ` [PATCH 04/17] dt-bindings: clock: r9a08g045-cpg: " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:03 ` Geert Uytterhoeven 2024-02-16 14:03 ` Geert Uytterhoeven 2024-02-08 12:42 ` [PATCH 05/17] dt-bindings: clock: r9a09g011-cpg: Add always-on " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:03 ` Geert Uytterhoeven 2024-02-16 14:03 ` Geert Uytterhoeven 2024-02-19 7:39 ` claudiu beznea 2024-02-19 7:39 ` claudiu beznea 2024-02-08 12:42 ` [PATCH 06/17] dt-bindings: clock: renesas,rzg2l-cpg: Update #power-domain-cells = <1> Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-09 7:56 ` Krzysztof Kozlowski 2024-02-09 7:56 ` Krzysztof Kozlowski 2024-02-09 11:57 ` claudiu beznea 2024-02-09 11:57 ` claudiu beznea 2024-02-16 14:04 ` Geert Uytterhoeven 2024-02-16 14:04 ` Geert Uytterhoeven 2024-02-19 8:18 ` claudiu beznea 2024-02-19 8:18 ` claudiu beznea 2024-02-08 12:42 ` [PATCH 07/17] clk: renesas: rzg2l: Extend power domain support Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:08 ` Geert Uytterhoeven 2024-02-16 14:08 ` Geert Uytterhoeven 2024-02-19 8:24 ` claudiu beznea 2024-02-19 8:24 ` claudiu beznea 2024-02-19 8:48 ` Geert Uytterhoeven 2024-02-19 8:48 ` Geert Uytterhoeven 2024-02-19 9:04 ` claudiu beznea 2024-02-19 9:04 ` claudiu beznea 2024-02-20 19:32 ` Geert Uytterhoeven 2024-02-20 19:32 ` Geert Uytterhoeven 2024-02-21 6:14 ` claudiu beznea 2024-02-21 6:14 ` claudiu beznea 2024-02-08 12:42 ` [PATCH 08/17] clk: renesas: r9a07g043: Add initial support for power domains Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:09 ` Geert Uytterhoeven 2024-02-16 14:09 ` Geert Uytterhoeven 2024-02-19 8:25 ` claudiu beznea 2024-02-19 8:25 ` claudiu beznea 2024-02-08 12:42 ` [PATCH 09/17] clk: renesas: r9a07g044: " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:09 ` Geert Uytterhoeven 2024-02-16 14:09 ` Geert Uytterhoeven 2024-02-08 12:42 ` [PATCH 10/17] clk: renesas: r9a08g045: Add " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:10 ` Geert Uytterhoeven 2024-02-16 14:10 ` Geert Uytterhoeven 2024-02-21 13:35 ` claudiu beznea 2024-02-21 13:35 ` claudiu beznea 2024-02-08 12:42 ` [PATCH 11/17] clk: renesas: r9a09g011: Add initial " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:10 ` Geert Uytterhoeven 2024-02-16 14:10 ` Geert Uytterhoeven 2024-02-08 12:42 ` [PATCH 12/17] arm64: dts: renesas: rzg3s-smarc-som: Guard the ethernet IRQ GPIOs with proper flags Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:17 ` Geert Uytterhoeven 2024-02-16 14:17 ` Geert Uytterhoeven 2024-02-19 8:29 ` claudiu beznea 2024-02-19 8:29 ` claudiu beznea 2024-02-08 12:42 ` [PATCH 13/17] arm64: dts: renesas: r9a07g043: Update #power-domain-cells = <1> Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:11 ` Geert Uytterhoeven 2024-02-16 14:11 ` Geert Uytterhoeven 2024-02-08 12:42 ` [PATCH 14/17] arm64: dts: renesas: r9a07g044: " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:11 ` Geert Uytterhoeven 2024-02-16 14:11 ` Geert Uytterhoeven 2024-02-08 12:42 ` [PATCH 15/17] arm64: dts: renesas: r9a07g054: " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:11 ` Geert Uytterhoeven 2024-02-16 14:11 ` Geert Uytterhoeven 2024-02-08 12:42 ` [PATCH 16/17] arm64: dts: renesas: r9a08g045: " Claudiu 2024-02-08 12:42 ` Claudiu 2024-02-16 14:12 ` Geert Uytterhoeven 2024-02-16 14:12 ` Geert Uytterhoeven 2024-02-08 12:43 ` [PATCH 17/17] arm64: dts: renesas: r9a09g011: " Claudiu 2024-02-08 12:43 ` Claudiu 2024-02-16 14:12 ` Geert Uytterhoeven 2024-02-16 14:12 ` Geert Uytterhoeven
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=CAMuHMdUCB3GQxGPxG35rebN2yrKYBnZDzORaEEOuZb3aMgrf6g@mail.gmail.com \ --to=geert@linux-m68k.org \ --cc=aou@eecs.berkeley.edu \ --cc=claudiu.beznea.uj@bp.renesas.com \ --cc=claudiu.beznea@tuxon.dev \ --cc=conor+dt@kernel.org \ --cc=devicetree@vger.kernel.org \ --cc=krzysztof.kozlowski+dt@linaro.org \ --cc=linux-clk@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-renesas-soc@vger.kernel.org \ --cc=linux-riscv@lists.infradead.org \ --cc=magnus.damm@gmail.com \ --cc=mturquette@baylibre.com \ --cc=palmer@dabbelt.com \ --cc=paul.walmsley@sifive.com \ --cc=robh@kernel.org \ --cc=sboyd@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.