From: jacopo mondi <jacopo@jmondi.org> To: Ulrich Hecht <ulrich.hecht+renesas@gmail.com> Cc: linux-renesas-soc@vger.kernel.org, dri-devel@lists.freedesktop.org, Kieran Bingham <kieran.bingham+renesas@ideasonboard.com> Subject: Re: [PATCH 3/5] arm64: dts: renesas: r8a77995: Add LVDS support Date: Wed, 1 Aug 2018 12:35:17 +0200 [thread overview] Message-ID: <20180801103507.GA29238@w540> (raw) In-Reply-To: <1526386840-15368-4-git-send-email-ulrich.hecht+renesas@gmail.com> [-- Attachment #1: Type: text/plain, Size: 2933 bytes --] Hi Ulrich, I know this series needs to be re-spin when the D3/E3 LVDS PLL support will be added, but since I need it for testing on D3 the LVDS interface reset support, I noticed a small issue which I thought it is worth reporting. On Tue, May 15, 2018 at 02:20:38PM +0200, Ulrich Hecht wrote: > From: Kieran Bingham <kieran.bingham+renesas@ideasonboard.com> > > The r8a77995 D3 platform has 2 LVDS channels connected to the DU. > > Signed-off-by: Kieran Bingham <kieran.bingham+renesas@ideasonboard.com> > [uli: moved lvds* into the soc node, added PM domains, resets] > Signed-off-by: Ulrich Hecht <ulrich.hecht+renesas@gmail.com> > --- > arch/arm64/boot/dts/renesas/r8a77995.dtsi | 56 +++++++++++++++++++++++++++++++ > 1 file changed, 56 insertions(+) > > diff --git a/arch/arm64/boot/dts/renesas/r8a77995.dtsi b/arch/arm64/boot/dts/renesas/r8a77995.dtsi > index ba98865..8e78110d 100644 > --- a/arch/arm64/boot/dts/renesas/r8a77995.dtsi > +++ b/arch/arm64/boot/dts/renesas/r8a77995.dtsi > @@ -757,12 +757,68 @@ > port@1 { > reg = <1>; > du_out_lvds0: endpoint { > + remote-endpoint = <&lvds0_in>; > }; > }; > > port@2 { > reg = <2>; > du_out_lvds1: endpoint { > + remote-endpoint = <&lvds1_in>; > + }; > + }; > + }; > + }; > + > + lvds0: lvds-encoder@feb90000 { > + compatible = "renesas,r8a77995-lvds"; > + reg = <0 0xfeb90000 0 0x20>; > + clocks = <&cpg CPG_MOD 727>; > + power-domains = <&sysc R8A77995_PD_ALWAYS_ON>; > + resets = <&cpg 727>; > + status = "disabled"; > + > + ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@0 { > + reg = <0>; > + lvds0_in: endpoint { > + remote-endpoint = <&du_out_lvds0>; > + }; > + }; > + > + port@1 { > + reg = <1>; > + lvds0_out: endpoint { > + }; > + }; > + }; > + }; > + > + lvds1: lvds-encoder@feb90100 { > + compatible = "renesas,r8a77995-lvds"; > + reg = <0 0xfeb90100 0 0x20>; > + clocks = <&cpg CPG_MOD 727>; > + power-domains = <&sysc R8A77995_PD_ALWAYS_ON>; > + resets = <&cpg 727>; The LVDS-IF1 CPG reset is SRCR7[26], this I think this should be <&cpg 726> Please note that the most recent chip manual release has probably an error at page 3180, section 37-32 5. When display on in the LVDS0-IF, it is necessary to reset (SRCR7[27]) and reset clearing (SRSTCLR7[27]) LVDS0-IF module. When display on in the LVDS1-IF, it is necessary to reset (SRCR7[26]) and reset clearing (SRSTCLR7[26]) LVDS0-IF module ^- This should probablt be LVDS1-IF Thanks j > + status = "disabled"; > + > + ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@0 { > + reg = <0>; > + lvds1_in: endpoint { > + remote-endpoint = <&du_out_lvds1>; > + }; > + }; > + > + port@1 { > + reg = <1>; > + lvds1_out: endpoint { > }; > }; > }; > -- > 2.7.4 > [-- Attachment #2: signature.asc --] [-- Type: application/pgp-signature, Size: 819 bytes --]
WARNING: multiple messages have this Message-ID (diff)
From: jacopo mondi <jacopo@jmondi.org> To: Ulrich Hecht <ulrich.hecht+renesas@gmail.com> Cc: linux-renesas-soc@vger.kernel.org, Kieran Bingham <kieran.bingham+renesas@ideasonboard.com>, dri-devel@lists.freedesktop.org Subject: Re: [PATCH 3/5] arm64: dts: renesas: r8a77995: Add LVDS support Date: Wed, 1 Aug 2018 12:35:17 +0200 [thread overview] Message-ID: <20180801103507.GA29238@w540> (raw) In-Reply-To: <1526386840-15368-4-git-send-email-ulrich.hecht+renesas@gmail.com> [-- Attachment #1.1: Type: text/plain, Size: 2933 bytes --] Hi Ulrich, I know this series needs to be re-spin when the D3/E3 LVDS PLL support will be added, but since I need it for testing on D3 the LVDS interface reset support, I noticed a small issue which I thought it is worth reporting. On Tue, May 15, 2018 at 02:20:38PM +0200, Ulrich Hecht wrote: > From: Kieran Bingham <kieran.bingham+renesas@ideasonboard.com> > > The r8a77995 D3 platform has 2 LVDS channels connected to the DU. > > Signed-off-by: Kieran Bingham <kieran.bingham+renesas@ideasonboard.com> > [uli: moved lvds* into the soc node, added PM domains, resets] > Signed-off-by: Ulrich Hecht <ulrich.hecht+renesas@gmail.com> > --- > arch/arm64/boot/dts/renesas/r8a77995.dtsi | 56 +++++++++++++++++++++++++++++++ > 1 file changed, 56 insertions(+) > > diff --git a/arch/arm64/boot/dts/renesas/r8a77995.dtsi b/arch/arm64/boot/dts/renesas/r8a77995.dtsi > index ba98865..8e78110d 100644 > --- a/arch/arm64/boot/dts/renesas/r8a77995.dtsi > +++ b/arch/arm64/boot/dts/renesas/r8a77995.dtsi > @@ -757,12 +757,68 @@ > port@1 { > reg = <1>; > du_out_lvds0: endpoint { > + remote-endpoint = <&lvds0_in>; > }; > }; > > port@2 { > reg = <2>; > du_out_lvds1: endpoint { > + remote-endpoint = <&lvds1_in>; > + }; > + }; > + }; > + }; > + > + lvds0: lvds-encoder@feb90000 { > + compatible = "renesas,r8a77995-lvds"; > + reg = <0 0xfeb90000 0 0x20>; > + clocks = <&cpg CPG_MOD 727>; > + power-domains = <&sysc R8A77995_PD_ALWAYS_ON>; > + resets = <&cpg 727>; > + status = "disabled"; > + > + ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@0 { > + reg = <0>; > + lvds0_in: endpoint { > + remote-endpoint = <&du_out_lvds0>; > + }; > + }; > + > + port@1 { > + reg = <1>; > + lvds0_out: endpoint { > + }; > + }; > + }; > + }; > + > + lvds1: lvds-encoder@feb90100 { > + compatible = "renesas,r8a77995-lvds"; > + reg = <0 0xfeb90100 0 0x20>; > + clocks = <&cpg CPG_MOD 727>; > + power-domains = <&sysc R8A77995_PD_ALWAYS_ON>; > + resets = <&cpg 727>; The LVDS-IF1 CPG reset is SRCR7[26], this I think this should be <&cpg 726> Please note that the most recent chip manual release has probably an error at page 3180, section 37-32 5. When display on in the LVDS0-IF, it is necessary to reset (SRCR7[27]) and reset clearing (SRSTCLR7[27]) LVDS0-IF module. When display on in the LVDS1-IF, it is necessary to reset (SRCR7[26]) and reset clearing (SRSTCLR7[26]) LVDS0-IF module ^- This should probablt be LVDS1-IF Thanks j > + status = "disabled"; > + > + ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@0 { > + reg = <0>; > + lvds1_in: endpoint { > + remote-endpoint = <&du_out_lvds1>; > + }; > + }; > + > + port@1 { > + reg = <1>; > + lvds1_out: endpoint { > }; > }; > }; > -- > 2.7.4 > [-- Attachment #1.2: signature.asc --] [-- Type: application/pgp-signature, Size: 819 bytes --] [-- Attachment #2: Type: text/plain, Size: 160 bytes --] _______________________________________________ dri-devel mailing list dri-devel@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/dri-devel
next prev parent reply other threads:[~2018-08-01 12:20 UTC|newest] Thread overview: 52+ messages / expand[flat|nested] mbox.gz Atom feed top 2018-05-15 12:20 [PATCH 0/5] R-Car D3 LVDS/HDMI support Ulrich Hecht 2018-05-15 12:20 ` Ulrich Hecht 2018-05-15 12:20 ` [PATCH 1/5] drm: rcar-du: Add r8a77995 device support Ulrich Hecht 2018-05-15 12:20 ` Ulrich Hecht 2018-05-16 8:03 ` Simon Horman 2018-05-16 8:03 ` Simon Horman 2018-05-20 8:22 ` Laurent Pinchart 2018-05-20 8:22 ` Laurent Pinchart 2018-05-15 12:20 ` [PATCH 2/5] drm: rcar-du: lvds: Add R8A77995 support Ulrich Hecht 2018-05-15 12:20 ` Ulrich Hecht 2018-05-16 7:54 ` Simon Horman 2018-05-16 7:54 ` Simon Horman 2018-05-16 8:59 ` Sergei Shtylyov 2018-05-16 8:59 ` Sergei Shtylyov 2018-05-16 13:06 ` Ulrich Hecht 2018-05-16 13:06 ` Ulrich Hecht 2018-05-16 17:07 ` Sergei Shtylyov 2018-05-16 17:07 ` Sergei Shtylyov 2018-05-17 8:59 ` Simon Horman 2018-05-17 8:59 ` Simon Horman 2018-05-20 8:45 ` Laurent Pinchart 2018-05-20 8:45 ` Laurent Pinchart 2018-05-15 12:20 ` [PATCH 3/5] arm64: dts: renesas: r8a77995: Add LVDS support Ulrich Hecht 2018-05-15 12:20 ` Ulrich Hecht 2018-05-16 8:16 ` Simon Horman 2018-05-16 8:16 ` Simon Horman 2018-05-20 8:50 ` Laurent Pinchart 2018-05-20 8:50 ` Laurent Pinchart 2018-05-22 12:00 ` Geert Uytterhoeven 2018-05-22 12:00 ` Geert Uytterhoeven 2018-08-01 10:35 ` jacopo mondi [this message] 2018-08-01 10:35 ` jacopo mondi 2018-08-01 11:59 ` Ulrich Hecht 2018-08-01 11:59 ` Ulrich Hecht 2018-05-15 12:20 ` [PATCH 4/5] arm64: dts: renesas: r8a77995-draak: add HDMI output Ulrich Hecht 2018-05-15 12:20 ` Ulrich Hecht 2018-05-16 8:35 ` Simon Horman 2018-05-16 8:35 ` Simon Horman 2018-05-20 8:52 ` Laurent Pinchart 2018-05-20 8:52 ` Laurent Pinchart 2018-05-15 12:20 ` [PATCH 5/5] arm64: dts: renesas: r8a77995-draak: add X12 input dot clock Ulrich Hecht 2018-05-15 12:20 ` Ulrich Hecht 2018-05-16 8:38 ` Simon Horman 2018-05-16 8:38 ` Simon Horman 2018-05-20 8:58 ` Laurent Pinchart 2018-05-20 8:58 ` Laurent Pinchart 2018-05-22 8:58 ` Simon Horman 2018-05-22 8:58 ` Simon Horman 2018-05-20 8:27 ` [PATCH 0/5] R-Car D3 LVDS/HDMI support Laurent Pinchart 2018-05-20 8:27 ` Laurent Pinchart 2018-05-22 16:50 ` Laurent Pinchart 2018-05-22 16:50 ` Laurent Pinchart
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20180801103507.GA29238@w540 \ --to=jacopo@jmondi.org \ --cc=dri-devel@lists.freedesktop.org \ --cc=kieran.bingham+renesas@ideasonboard.com \ --cc=linux-renesas-soc@vger.kernel.org \ --cc=ulrich.hecht+renesas@gmail.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.