From: Lee Jones <lee.jones@linaro.org> To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: lee.jones@linaro.org, kernel@stlinux.com, tglx@linutronix.de, jason@lakedaemon.net, devicetree@vger.kernel.org Subject: [PATCH v3 0/8] irqchip: New driver for ST's SysCfg controlled IRQs Date: Wed, 18 Feb 2015 15:13:56 +0000 [thread overview] Message-ID: <1424272444-16230-1-git-send-email-lee.jones@linaro.org> (raw) Rebased (again) and resending. This driver enables IRQs which are controlled using System Configuration registers. Without it Performance Monitoring, Core Sight Tracing and some L2 Caches will fail to function. v2 => v3: - Removed filename from header as suggested by Thomas v1 => v2: - Fixed up Jason's review comments Lee Jones (8): dt: bindings: Supply shared ST IRQ defines irqchip: Supply new driver for STi based devices irqchip: irq-st: Add documentation for STi based syscfg IRQs ARM: STi: STiH416: Enable Cortex-A9 PMU support ARM: STi: STiH416: Enable PMU IRQs ARM: STi: STiH407: Enable Cortex-A9 PMU support ARM: STi: STiH407: Enable PMU IRQs ARM: STI: Ensure requested STi's SysCfg Controlled IRQs are enabled at boot .../interrupt-controller/st,sti-irq-syscfg.txt | 35 ++++ arch/arm/boot/dts/stih407-family.dtsi | 16 ++ arch/arm/boot/dts/stih416.dtsi | 16 ++ arch/arm/mach-sti/Kconfig | 1 + drivers/irqchip/Kconfig | 7 + drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-st.c | 206 +++++++++++++++++++++ include/dt-bindings/interrupt-controller/irq-st.h | 30 +++ 8 files changed, 312 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/st,sti-irq-syscfg.txt create mode 100644 drivers/irqchip/irq-st.c create mode 100644 include/dt-bindings/interrupt-controller/irq-st.h -- 1.9.1
WARNING: multiple messages have this Message-ID (diff)
From: lee.jones@linaro.org (Lee Jones) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v3 0/8] irqchip: New driver for ST's SysCfg controlled IRQs Date: Wed, 18 Feb 2015 15:13:56 +0000 [thread overview] Message-ID: <1424272444-16230-1-git-send-email-lee.jones@linaro.org> (raw) Rebased (again) and resending. This driver enables IRQs which are controlled using System Configuration registers. Without it Performance Monitoring, Core Sight Tracing and some L2 Caches will fail to function. v2 => v3: - Removed filename from header as suggested by Thomas v1 => v2: - Fixed up Jason's review comments Lee Jones (8): dt: bindings: Supply shared ST IRQ defines irqchip: Supply new driver for STi based devices irqchip: irq-st: Add documentation for STi based syscfg IRQs ARM: STi: STiH416: Enable Cortex-A9 PMU support ARM: STi: STiH416: Enable PMU IRQs ARM: STi: STiH407: Enable Cortex-A9 PMU support ARM: STi: STiH407: Enable PMU IRQs ARM: STI: Ensure requested STi's SysCfg Controlled IRQs are enabled at boot .../interrupt-controller/st,sti-irq-syscfg.txt | 35 ++++ arch/arm/boot/dts/stih407-family.dtsi | 16 ++ arch/arm/boot/dts/stih416.dtsi | 16 ++ arch/arm/mach-sti/Kconfig | 1 + drivers/irqchip/Kconfig | 7 + drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-st.c | 206 +++++++++++++++++++++ include/dt-bindings/interrupt-controller/irq-st.h | 30 +++ 8 files changed, 312 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/st,sti-irq-syscfg.txt create mode 100644 drivers/irqchip/irq-st.c create mode 100644 include/dt-bindings/interrupt-controller/irq-st.h -- 1.9.1
next reply other threads:[~2015-02-18 15:14 UTC|newest] Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top 2015-02-18 15:13 Lee Jones [this message] 2015-02-18 15:13 ` [PATCH v3 0/8] irqchip: New driver for ST's SysCfg controlled IRQs Lee Jones 2015-02-18 15:13 ` [PATCH v3 1/8] dt: bindings: Supply shared ST IRQ defines Lee Jones 2015-02-18 15:13 ` Lee Jones 2015-02-18 15:13 ` Lee Jones 2015-02-18 15:13 ` [PATCH v3 2/8] irqchip: Supply new driver for STi based devices Lee Jones 2015-02-18 15:13 ` Lee Jones 2015-02-18 15:13 ` Lee Jones 2015-02-18 15:13 ` [PATCH v3 3/8] irqchip: irq-st: Add documentation for STi based syscfg IRQs Lee Jones 2015-02-18 15:13 ` Lee Jones 2015-02-18 15:14 ` [PATCH v3 4/8] ARM: STi: STiH416: Enable Cortex-A9 PMU support Lee Jones 2015-02-18 15:14 ` Lee Jones 2015-02-18 15:14 ` [PATCH v3 5/8] ARM: STi: STiH416: Enable PMU IRQs Lee Jones 2015-02-18 15:14 ` Lee Jones 2015-02-18 15:14 ` Lee Jones 2015-02-18 15:14 ` [PATCH v3 6/8] ARM: STi: STiH407: Enable Cortex-A9 PMU support Lee Jones 2015-02-18 15:14 ` Lee Jones 2015-02-18 15:14 ` [PATCH v3 7/8] ARM: STi: STiH407: Enable PMU IRQs Lee Jones 2015-02-18 15:14 ` Lee Jones 2015-02-18 15:14 ` [PATCH v3 8/8] ARM: STI: Ensure requested STi's SysCfg Controlled IRQs are enabled at boot Lee Jones 2015-02-18 15:14 ` Lee Jones 2015-03-08 4:02 ` [PATCH v3 0/8] irqchip: New driver for ST's SysCfg controlled IRQs Jason Cooper 2015-03-08 4:02 ` Jason Cooper 2015-03-08 4:02 ` Jason Cooper 2015-03-09 7:48 ` Lee Jones 2015-03-09 7:48 ` Lee Jones 2015-03-09 7:48 ` Lee Jones
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1424272444-16230-1-git-send-email-lee.jones@linaro.org \ --to=lee.jones@linaro.org \ --cc=devicetree@vger.kernel.org \ --cc=jason@lakedaemon.net \ --cc=kernel@stlinux.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=tglx@linutronix.de \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.