All of lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH] drm/i915/gen9+: Whitelist TIMESTAMP register from BLT ring
@ 2016-10-27 14:39 Andrzej Lawrynowicz
  2016-10-27 15:19 ` ✗ Fi.CI.BAT: warning for " Patchwork
                   ` (2 more replies)
  0 siblings, 3 replies; 5+ messages in thread
From: Andrzej Lawrynowicz @ 2016-10-27 14:39 UTC (permalink / raw)
  To: intel-gfx; +Cc: andrzej.lawrynowicz

Since gen9 timestamp can be read from BLT ring (TIMESTAMP_BCSUNIT).
Add this register to reg_read ioctl whitelist.

cc=chris@chris-wilson.co.uk
cc=arkadiusz.hiler@intel.com
cc=michal.winiarski@intel.com

Signed-off-by: Andrzej Lawrynowicz <andrzej.lawrynowicz@intel.com>
---
 drivers/gpu/drm/i915/intel_uncore.c | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/drivers/gpu/drm/i915/intel_uncore.c b/drivers/gpu/drm/i915/intel_uncore.c
index e2b188d..c2c3fe6 100644
--- a/drivers/gpu/drm/i915/intel_uncore.c
+++ b/drivers/gpu/drm/i915/intel_uncore.c
@@ -1354,6 +1354,9 @@ static const struct register_whitelist {
 	{ .offset_ldw = RING_TIMESTAMP(RENDER_RING_BASE),
 	  .offset_udw = RING_TIMESTAMP_UDW(RENDER_RING_BASE),
 	  .size = 8, .gen_bitmask = GEN_RANGE(4, 9) },
+	{ .offset_ldw = RING_TIMESTAMP(BLT_RING_BASE),
+	  .offset_udw = RING_TIMESTAMP_UDW(BLT_RING_BASE),
+	  .size = 8, .gen_bitmask = GEN_RANGE(9, 9) },
 };
 
 int i915_reg_read_ioctl(struct drm_device *dev,
-- 
2.10.1

--------------------------------------------------------------------

Intel Technology Poland sp. z o.o.
ul. Slowackiego 173 | 80-298 Gdansk | Sad Rejonowy Gdansk Polnoc | VII Wydzial Gospodarczy Krajowego Rejestru Sadowego - KRS 101882 | NIP 957-07-52-316 | Kapital zakladowy 200.000 PLN.

Ta wiadomosc wraz z zalacznikami jest przeznaczona dla okreslonego adresata i moze zawierac informacje poufne. W razie przypadkowego otrzymania tej wiadomosci, prosimy o powiadomienie nadawcy oraz trwale jej usuniecie; jakiekolwiek
przegladanie lub rozpowszechnianie jest zabronione.
This e-mail and any attachments may contain confidential material for the sole use of the intended recipient(s). If you are not the intended recipient, please contact the sender and delete all copies; any review or distribution by
others is strictly prohibited.

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply related	[flat|nested] 5+ messages in thread

end of thread, other threads:[~2016-10-31 13:20 UTC | newest]

Thread overview: 5+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2016-10-27 14:39 [PATCH] drm/i915/gen9+: Whitelist TIMESTAMP register from BLT ring Andrzej Lawrynowicz
2016-10-27 15:19 ` ✗ Fi.CI.BAT: warning for " Patchwork
2016-10-28 10:49 ` [PATCH v2] drm/i915: Whitelist TIMESTAMP register from BLT ring for gen9+ Arkadiusz Hiler
2016-10-28 11:46 ` ✗ Fi.CI.BAT: warning for drm/i915/gen9+: Whitelist TIMESTAMP register from BLT ring (rev2) Patchwork
2016-10-31 13:20   ` Andrzej Lawrynowicz

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.