From: <Conor.Dooley@microchip.com> To: <heinrich.schuchardt@canonical.com>, <Conor.Dooley@microchip.com> Cc: <sagar.kadam@sifive.com>, <atishp@atishpatra.org>, <paul.walmsley@sifive.com>, <krzysztof.kozlowski+dt@linaro.org>, <devicetree@vger.kernel.org>, <linux-riscv@lists.infradead.org>, <linux-kernel@vger.kernel.org>, <aou@eecs.berkeley.edu>, <Daire.McNamara@microchip.com>, <palmer@dabbelt.com>, <robh+dt@kernel.org> Subject: Re: [PATCH 1/2] dt-bindings: riscv: sifive-l2: add a PolarFire SoC compatible Date: Thu, 25 Aug 2022 20:03:54 +0000 [thread overview] Message-ID: <38981c6e-40cc-7468-b1ef-f4b3f341f3fd@microchip.com> (raw) In-Reply-To: <7b635894-5a91-9294-75ab-2fad8f657577@canonical.com> On 25/08/2022 20:49, Heinrich Schuchardt wrote: > On 8/25/22 20:56, Conor.Dooley@microchip.com wrote: >> On 25/08/2022 19:36, Heinrich Schuchardt wrote: >>> On 8/25/22 20:04, Conor Dooley wrote: >>>> From: Conor Dooley <conor.dooley@microchip.com> >>>> +allOf: >>>> + - $ref: /schemas/cache-controller.yaml# >>>> -then: >>>> - properties: >>>> - interrupts: >>>> - description: | >>>> - Must contain entries for DirError, DataError and DataFail signals. >>>> - maxItems: 3 >>>> - cache-sets: >>>> - const: 1024 >>>> - >>>> -else: >>>> - properties: >>>> - interrupts: >>>> - description: | >>>> - Must contain entries for DirError, DataError, DataFail, DirFail signals. >>>> - minItems: 4 >>>> - cache-sets: >>>> - const: 2048 >>>> + - if: >>>> + properties: >>>> + compatible: >>>> + contains: >>>> + enum: >>>> + - sifive,fu740-c000-ccache >>>> + - microchip,mpfs-ccache >>>> + >>>> + then: >>>> + properties: >>>> + interrupts: >>>> + description: | >>>> + Must contain entries for DirError, DataError, DataFail, DirFail signals. >>>> + minItems: 4 > > Above you indicated that you want strict limits for the interrupt count. > You expect exactly 4 items here. Having 5 entries would not be correct. > Please, add 'maxItems: 4'. Outside of this diff, because of how the particular binding was structured, there is: interrupts: minItems: 3 items: - description: DirError interrupt - description: DataError interrupt - description: DataFail interrupt - description: DirFail interrupt AFAIU, "maxItems: 4" is redundant because all possible items are listed. > >>>> + >>>> + else: >>>> + properties: >>>> + interrupts: >>>> + description: | >>>> + Must contain entries for DirError, DataError and DataFail signals. >>>> + maxItems: 3 > > The item count should be exactly 3. Having 2 entries would not be correct. > Please, add 'minItems: 3'. Again, this is set by the section I pasted above - although this time explicitly. Hope that explains things, not the easiest binding to understand from a diff alone. Possibly I should have passed a "-U" argument while creating the patches to get an easier-to-follow diff. Thanks for your (prompt) reviews, Conor. >>>> + >>>> + - if: >>>> + properties: >>>> + compatible: >>>> + contains: >>>> + const: sifive,fu740-c000-ccache >>>> + >>>> + then: >>>> + properties: >>>> + cache-sets: >>>> + const: 2048 >>>> + >>>> + else: >>>> + properties: >>>> + cache-sets: >>>> + const: 1024 >>>> additionalProperties: false >>>>
WARNING: multiple messages have this Message-ID (diff)
From: <Conor.Dooley@microchip.com> To: <heinrich.schuchardt@canonical.com>, <Conor.Dooley@microchip.com> Cc: <sagar.kadam@sifive.com>, <atishp@atishpatra.org>, <paul.walmsley@sifive.com>, <krzysztof.kozlowski+dt@linaro.org>, <devicetree@vger.kernel.org>, <linux-riscv@lists.infradead.org>, <linux-kernel@vger.kernel.org>, <aou@eecs.berkeley.edu>, <Daire.McNamara@microchip.com>, <palmer@dabbelt.com>, <robh+dt@kernel.org> Subject: Re: [PATCH 1/2] dt-bindings: riscv: sifive-l2: add a PolarFire SoC compatible Date: Thu, 25 Aug 2022 20:03:54 +0000 [thread overview] Message-ID: <38981c6e-40cc-7468-b1ef-f4b3f341f3fd@microchip.com> (raw) In-Reply-To: <7b635894-5a91-9294-75ab-2fad8f657577@canonical.com> On 25/08/2022 20:49, Heinrich Schuchardt wrote: > On 8/25/22 20:56, Conor.Dooley@microchip.com wrote: >> On 25/08/2022 19:36, Heinrich Schuchardt wrote: >>> On 8/25/22 20:04, Conor Dooley wrote: >>>> From: Conor Dooley <conor.dooley@microchip.com> >>>> +allOf: >>>> + - $ref: /schemas/cache-controller.yaml# >>>> -then: >>>> - properties: >>>> - interrupts: >>>> - description: | >>>> - Must contain entries for DirError, DataError and DataFail signals. >>>> - maxItems: 3 >>>> - cache-sets: >>>> - const: 1024 >>>> - >>>> -else: >>>> - properties: >>>> - interrupts: >>>> - description: | >>>> - Must contain entries for DirError, DataError, DataFail, DirFail signals. >>>> - minItems: 4 >>>> - cache-sets: >>>> - const: 2048 >>>> + - if: >>>> + properties: >>>> + compatible: >>>> + contains: >>>> + enum: >>>> + - sifive,fu740-c000-ccache >>>> + - microchip,mpfs-ccache >>>> + >>>> + then: >>>> + properties: >>>> + interrupts: >>>> + description: | >>>> + Must contain entries for DirError, DataError, DataFail, DirFail signals. >>>> + minItems: 4 > > Above you indicated that you want strict limits for the interrupt count. > You expect exactly 4 items here. Having 5 entries would not be correct. > Please, add 'maxItems: 4'. Outside of this diff, because of how the particular binding was structured, there is: interrupts: minItems: 3 items: - description: DirError interrupt - description: DataError interrupt - description: DataFail interrupt - description: DirFail interrupt AFAIU, "maxItems: 4" is redundant because all possible items are listed. > >>>> + >>>> + else: >>>> + properties: >>>> + interrupts: >>>> + description: | >>>> + Must contain entries for DirError, DataError and DataFail signals. >>>> + maxItems: 3 > > The item count should be exactly 3. Having 2 entries would not be correct. > Please, add 'minItems: 3'. Again, this is set by the section I pasted above - although this time explicitly. Hope that explains things, not the easiest binding to understand from a diff alone. Possibly I should have passed a "-U" argument while creating the patches to get an easier-to-follow diff. Thanks for your (prompt) reviews, Conor. >>>> + >>>> + - if: >>>> + properties: >>>> + compatible: >>>> + contains: >>>> + const: sifive,fu740-c000-ccache >>>> + >>>> + then: >>>> + properties: >>>> + cache-sets: >>>> + const: 2048 >>>> + >>>> + else: >>>> + properties: >>>> + cache-sets: >>>> + const: 1024 >>>> additionalProperties: false >>>> _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2022-08-25 20:04 UTC|newest] Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top 2022-08-25 18:04 [PATCH 0/2] Add a PolarFire SoC l2 compatible Conor Dooley 2022-08-25 18:04 ` Conor Dooley 2022-08-25 18:04 ` [PATCH 1/2] dt-bindings: riscv: sifive-l2: add a PolarFire SoC compatible Conor Dooley 2022-08-25 18:04 ` Conor Dooley 2022-08-25 18:36 ` Heinrich Schuchardt 2022-08-25 18:36 ` Heinrich Schuchardt 2022-08-25 18:56 ` Conor.Dooley 2022-08-25 18:56 ` Conor.Dooley 2022-08-25 19:49 ` Heinrich Schuchardt 2022-08-25 19:49 ` Heinrich Schuchardt 2022-08-25 20:03 ` Conor.Dooley [this message] 2022-08-25 20:03 ` Conor.Dooley 2022-08-30 20:57 ` Rob Herring 2022-08-30 20:57 ` Rob Herring 2022-08-30 21:59 ` Rob Herring 2022-08-30 21:59 ` Rob Herring 2022-08-25 18:04 ` [PATCH 2/2] riscv: dts: microchip: use an mpfs specific l2 compatible Conor Dooley 2022-08-25 18:04 ` Conor Dooley 2022-08-25 19:51 ` Heinrich Schuchardt 2022-08-25 19:51 ` Heinrich Schuchardt 2022-08-31 16:13 ` [PATCH 0/2] Add a PolarFire SoC " Conor Dooley 2022-08-31 16:13 ` Conor Dooley
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=38981c6e-40cc-7468-b1ef-f4b3f341f3fd@microchip.com \ --to=conor.dooley@microchip.com \ --cc=Daire.McNamara@microchip.com \ --cc=aou@eecs.berkeley.edu \ --cc=atishp@atishpatra.org \ --cc=devicetree@vger.kernel.org \ --cc=heinrich.schuchardt@canonical.com \ --cc=krzysztof.kozlowski+dt@linaro.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-riscv@lists.infradead.org \ --cc=palmer@dabbelt.com \ --cc=paul.walmsley@sifive.com \ --cc=robh+dt@kernel.org \ --cc=sagar.kadam@sifive.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.