From: James Morse <james.morse@arm.com> To: gengdongjiu <gengdongjiu@huawei.com> Cc: Jonathan.Zhang@cavium.com, Christoffer Dall <cdall@linaro.org>, Marc Zyngier <marc.zyngier@arm.com>, Catalin Marinas <catalin.marinas@arm.com>, Julien Thierry <julien.thierry@arm.com>, Will Deacon <will.deacon@arm.com>, wangxiongfeng2@huawei.com, kvmarm@lists.cs.columbia.edu, linux-arm-kernel@lists.infradead.org Subject: Re: [PATCH v4 00/21] SError rework + RAS&IESB for firmware first support Date: Wed, 15 Nov 2017 18:25:26 +0000 [thread overview] Message-ID: <5A0C8696.7020002@arm.com> (raw) In-Reply-To: <e0dea261-a9ef-9d00-682a-a4449d1de5ec@huawei.com> Hi gengdongjiu, On 15/11/17 09:15, gengdongjiu wrote: > On 2017/11/15 0:03, James Morse wrote: >>> Hope this helps? >> Yes, I'll go looking for a way to expose VSESR_EL2 to user-space. > > what is the purpose to expose VSESR_EL2? > do you mean set its value after migration? Yes. Ideally Qemu would know the value it supplied last, and we just need to tell it if 'the' inject SError has been delivered. But kvm_inject_vabt() makes this impossible as Qemu can't know whose injected error this is. > May be we can use similar below Mechanism > https://www.spinics.net/lists/arm-kernel/msg603525.html > when user-space sync the register status, it will get these register value. > it will reuse the IOCTL KVM_GET_ONE_REG and no need to add extra API. The maintainer NAKed "any patch that will expose _EL2 registers outside of nested virtualization": https://patchwork.kernel.org/patch/9886019/ Why? If we 'spend' VSESR_EL2's name and encoding on 'the register we will give to the guest when it can next take an SError', we will need a new name (and encoding!) for systems with nested virtualization as now the guest has an VSESR_EL2 too. The sys_reg/get_one_reg stuff is for guest registers. This thing is part of the hypervisor's state. Exposing VSESR_EL2 directly wouldn't be enough: A value of all-zeroes doesn't tell us if an SError is pending, we need HCR_EL2.VSE too. Your 'give me register' is a very raw interface, it makes it difficult to change in the future: What if we get a new way to inject SError? We may not be able to use it if user-space is poking CPU registers directly. What happens if all those RES0 bits (and there are a lot of them) mean something on future CPUs? Should we expose them? Should user-space be allowed to set them? What if we need an errata workaround, based on something user-space can't know? What about 32bit? The register names and sizes are different. User-space would need a separate implementation to drive this. This is easier for the kernel to do. We should have an API specific to the feature we are offering user-space. We are offering a way to trigger an SError, with a specified ESR if the system supports that. To be migrated it needs to be able to read this information back. This way we can change the implementation without changing the API. Thanks, James
WARNING: multiple messages have this Message-ID (diff)
From: james.morse@arm.com (James Morse) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v4 00/21] SError rework + RAS&IESB for firmware first support Date: Wed, 15 Nov 2017 18:25:26 +0000 [thread overview] Message-ID: <5A0C8696.7020002@arm.com> (raw) In-Reply-To: <e0dea261-a9ef-9d00-682a-a4449d1de5ec@huawei.com> Hi gengdongjiu, On 15/11/17 09:15, gengdongjiu wrote: > On 2017/11/15 0:03, James Morse wrote: >>> Hope this helps? >> Yes, I'll go looking for a way to expose VSESR_EL2 to user-space. > > what is the purpose to expose VSESR_EL2? > do you mean set its value after migration? Yes. Ideally Qemu would know the value it supplied last, and we just need to tell it if 'the' inject SError has been delivered. But kvm_inject_vabt() makes this impossible as Qemu can't know whose injected error this is. > May be we can use similar below Mechanism > https://www.spinics.net/lists/arm-kernel/msg603525.html > when user-space sync the register status, it will get these register value. > it will reuse the IOCTL KVM_GET_ONE_REG and no need to add extra API. The maintainer NAKed "any patch that will expose _EL2 registers outside of nested virtualization": https://patchwork.kernel.org/patch/9886019/ Why? If we 'spend' VSESR_EL2's name and encoding on 'the register we will give to the guest when it can next take an SError', we will need a new name (and encoding!) for systems with nested virtualization as now the guest has an VSESR_EL2 too. The sys_reg/get_one_reg stuff is for guest registers. This thing is part of the hypervisor's state. Exposing VSESR_EL2 directly wouldn't be enough: A value of all-zeroes doesn't tell us if an SError is pending, we need HCR_EL2.VSE too. Your 'give me register' is a very raw interface, it makes it difficult to change in the future: What if we get a new way to inject SError? We may not be able to use it if user-space is poking CPU registers directly. What happens if all those RES0 bits (and there are a lot of them) mean something on future CPUs? Should we expose them? Should user-space be allowed to set them? What if we need an errata workaround, based on something user-space can't know? What about 32bit? The register names and sizes are different. User-space would need a separate implementation to drive this. This is easier for the kernel to do. We should have an API specific to the feature we are offering user-space. We are offering a way to trigger an SError, with a specified ESR if the system supports that. To be migrated it needs to be able to read this information back. This way we can change the implementation without changing the API. Thanks, James
next prev parent reply other threads:[~2017-11-15 18:25 UTC|newest] Thread overview: 160+ messages / expand[flat|nested] mbox.gz Atom feed top 2017-10-19 14:57 [PATCH v4 00/21] SError rework + RAS&IESB for firmware first support James Morse 2017-10-19 14:57 ` James Morse 2017-10-19 14:57 ` [PATCH v4 01/21] arm64: explicitly mask all exceptions James Morse 2017-10-19 14:57 ` James Morse 2017-10-19 14:57 ` [PATCH v4 02/21] arm64: introduce an order for exceptions James Morse 2017-10-19 14:57 ` James Morse 2017-10-19 14:57 ` [PATCH v4 03/21] arm64: Move the async/fiq helpers to explicitly set process context flags James Morse 2017-10-19 14:57 ` James Morse 2017-10-19 14:57 ` [PATCH v4 04/21] arm64: Mask all exceptions during kernel_exit James Morse 2017-10-19 14:57 ` James Morse 2017-10-19 14:57 ` [PATCH v4 05/21] arm64: entry.S: Remove disable_dbg James Morse 2017-10-19 14:57 ` James Morse 2017-10-19 14:57 ` [PATCH v4 06/21] arm64: entry.S: convert el1_sync James Morse 2017-10-19 14:57 ` James Morse 2017-10-19 14:57 ` [PATCH v4 07/21] arm64: entry.S convert el0_sync James Morse 2017-10-19 14:57 ` James Morse 2017-10-19 14:57 ` [PATCH v4 08/21] arm64: entry.S: convert elX_irq James Morse 2017-10-19 14:57 ` James Morse 2017-10-19 14:57 ` [PATCH v4 09/21] KVM: arm/arm64: mask/unmask daif around VHE guests James Morse 2017-10-19 14:57 ` James Morse 2017-10-30 7:40 ` Christoffer Dall 2017-10-30 7:40 ` Christoffer Dall 2017-11-02 12:14 ` James Morse 2017-11-02 12:14 ` James Morse 2017-11-03 12:45 ` Christoffer Dall 2017-11-03 12:45 ` Christoffer Dall 2017-11-03 17:19 ` James Morse 2017-11-03 17:19 ` James Morse 2017-11-06 12:42 ` Christoffer Dall 2017-11-06 12:42 ` Christoffer Dall 2017-10-19 14:57 ` [PATCH v4 10/21] arm64: entry.S: move SError handling into a C function for future expansion James Morse 2017-10-19 14:57 ` James Morse 2018-01-02 21:07 ` Adam Wallis 2018-01-02 21:07 ` Adam Wallis 2018-01-03 16:00 ` James Morse 2018-01-03 16:00 ` James Morse 2017-10-19 14:57 ` [PATCH v4 11/21] arm64: cpufeature: Detect CPU RAS Extentions James Morse 2017-10-19 14:57 ` James Morse 2017-10-31 13:14 ` Will Deacon 2017-10-31 13:14 ` Will Deacon 2017-11-02 12:15 ` James Morse 2017-11-02 12:15 ` James Morse 2017-10-19 14:57 ` [PATCH v4 12/21] arm64: kernel: Survive corrected RAS errors notified by SError James Morse 2017-10-19 14:57 ` James Morse 2017-10-31 13:50 ` Will Deacon 2017-10-31 13:50 ` Will Deacon 2017-11-02 12:15 ` James Morse 2017-11-02 12:15 ` James Morse 2017-10-19 14:57 ` [PATCH v4 13/21] arm64: cpufeature: Enable IESB on exception entry/return for firmware-first James Morse 2017-10-19 14:57 ` James Morse 2017-10-31 13:56 ` Will Deacon 2017-10-31 13:56 ` Will Deacon 2017-10-19 14:58 ` [PATCH v4 14/21] arm64: kernel: Prepare for a DISR user James Morse 2017-10-19 14:58 ` James Morse 2017-10-19 14:58 ` [PATCH v4 15/21] KVM: arm64: Set an impdef ESR for Virtual-SError using VSESR_EL2 James Morse 2017-10-19 14:58 ` James Morse 2017-10-20 16:44 ` gengdongjiu 2017-10-20 16:44 ` gengdongjiu 2017-10-23 15:26 ` James Morse 2017-10-23 15:26 ` James Morse 2017-10-24 9:53 ` gengdongjiu 2017-10-24 9:53 ` gengdongjiu 2017-10-30 7:59 ` Christoffer Dall 2017-10-30 7:59 ` Christoffer Dall 2017-10-30 10:51 ` Christoffer Dall 2017-10-30 10:51 ` Christoffer Dall 2017-10-30 15:44 ` James Morse 2017-10-30 15:44 ` James Morse 2017-10-31 5:48 ` Christoffer Dall 2017-10-31 5:48 ` Christoffer Dall 2017-10-31 6:34 ` Marc Zyngier 2017-10-31 6:34 ` Marc Zyngier 2017-10-19 14:58 ` [PATCH v4 16/21] KVM: arm64: Save/Restore guest DISR_EL1 James Morse 2017-10-19 14:58 ` James Morse 2017-10-31 4:27 ` Marc Zyngier 2017-10-31 4:27 ` Marc Zyngier 2017-10-31 5:27 ` Christoffer Dall 2017-10-31 5:27 ` Christoffer Dall 2017-10-19 14:58 ` [PATCH v4 17/21] KVM: arm64: Save ESR_EL2 on guest SError James Morse 2017-10-19 14:58 ` James Morse 2017-10-31 4:26 ` Marc Zyngier 2017-10-31 4:26 ` Marc Zyngier 2017-10-31 5:47 ` Marc Zyngier 2017-10-31 5:47 ` Marc Zyngier 2017-11-01 17:42 ` James Morse 2017-11-01 17:42 ` James Morse 2017-10-19 14:58 ` [PATCH v4 18/21] KVM: arm64: Handle RAS SErrors from EL1 on guest exit James Morse 2017-10-19 14:58 ` James Morse 2017-10-31 5:55 ` Marc Zyngier 2017-10-31 5:55 ` Marc Zyngier 2017-10-31 5:56 ` Christoffer Dall 2017-10-31 5:56 ` Christoffer Dall 2017-10-19 14:58 ` [PATCH v4 19/21] KVM: arm64: Handle RAS SErrors from EL2 " James Morse 2017-10-19 14:58 ` James Morse 2017-10-27 6:26 ` gengdongjiu 2017-10-27 6:26 ` gengdongjiu 2017-10-27 17:38 ` James Morse 2017-10-27 17:38 ` James Morse 2017-10-31 6:13 ` Marc Zyngier 2017-10-31 6:13 ` Marc Zyngier 2017-10-31 6:13 ` Christoffer Dall 2017-10-31 6:13 ` Christoffer Dall 2017-10-19 14:58 ` [PATCH v4 20/21] KVM: arm64: Take any host SError before entering the guest James Morse 2017-10-19 14:58 ` James Morse 2017-10-31 6:23 ` Christoffer Dall 2017-10-31 6:23 ` Christoffer Dall 2017-10-31 11:43 ` James Morse 2017-10-31 11:43 ` James Morse 2017-11-01 4:55 ` Christoffer Dall 2017-11-01 4:55 ` Christoffer Dall 2017-11-02 12:18 ` James Morse 2017-11-02 12:18 ` James Morse 2017-11-03 12:49 ` Christoffer Dall 2017-11-03 12:49 ` Christoffer Dall 2017-11-03 16:14 ` James Morse 2017-11-03 16:14 ` James Morse 2017-11-06 12:45 ` Christoffer Dall 2017-11-06 12:45 ` Christoffer Dall 2017-10-19 14:58 ` [PATCH v4 21/21] KVM: arm64: Trap RAS error registers and set HCR_EL2's TERR & TEA James Morse 2017-10-19 14:58 ` James Morse 2017-10-31 6:32 ` Christoffer Dall 2017-10-31 6:32 ` Christoffer Dall 2017-10-31 6:32 ` Marc Zyngier 2017-10-31 6:32 ` Marc Zyngier 2017-10-31 6:35 ` [PATCH v4 00/21] SError rework + RAS&IESB for firmware first support Christoffer Dall 2017-10-31 6:35 ` Christoffer Dall 2017-10-31 10:08 ` Will Deacon 2017-10-31 10:08 ` Will Deacon 2017-11-01 15:23 ` James Morse 2017-11-01 15:23 ` James Morse 2017-11-02 8:14 ` Christoffer Dall 2017-11-02 8:14 ` Christoffer Dall 2017-11-09 18:14 ` James Morse 2017-11-09 18:14 ` James Morse 2017-11-10 12:03 ` gengdongjiu 2017-11-10 12:03 ` gengdongjiu 2017-11-13 11:29 ` Christoffer Dall 2017-11-13 11:29 ` Christoffer Dall 2017-11-13 13:05 ` Peter Maydell 2017-11-13 13:05 ` Peter Maydell 2017-11-20 8:53 ` Christoffer Dall 2017-11-20 8:53 ` Christoffer Dall 2017-11-13 16:14 ` Andrew Jones 2017-11-13 16:14 ` Andrew Jones 2017-11-13 17:56 ` Peter Maydell 2017-11-13 17:56 ` Peter Maydell 2017-11-14 16:11 ` James Morse 2017-11-14 16:11 ` James Morse 2017-11-15 9:59 ` gengdongjiu 2017-11-15 9:59 ` gengdongjiu 2017-11-14 16:03 ` James Morse 2017-11-14 16:03 ` James Morse 2017-11-15 9:15 ` gengdongjiu 2017-11-15 9:15 ` gengdongjiu 2017-11-15 18:25 ` James Morse [this message] 2017-11-15 18:25 ` James Morse 2017-11-21 11:31 ` gengdongjiu 2017-11-21 11:31 ` gengdongjiu 2017-11-20 8:55 ` Christoffer Dall 2017-11-20 8:55 ` Christoffer Dall
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=5A0C8696.7020002@arm.com \ --to=james.morse@arm.com \ --cc=Jonathan.Zhang@cavium.com \ --cc=catalin.marinas@arm.com \ --cc=cdall@linaro.org \ --cc=gengdongjiu@huawei.com \ --cc=julien.thierry@arm.com \ --cc=kvmarm@lists.cs.columbia.edu \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=marc.zyngier@arm.com \ --cc=wangxiongfeng2@huawei.com \ --cc=will.deacon@arm.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.