All of lore.kernel.org
 help / color / mirror / Atom feed
From: Kishon Vijay Abraham I <kishon@ti.com>
To: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Cc: Gustavo Pimentel <gustavo.pimentel@synopsys.com>,
	Rob Herring <robh+dt@kernel.org>,
	Jingoo Han <jingoohan1@gmail.com>,
	Bjorn Helgaas <bhelgaas@google.com>,
	Mark Rutland <mark.rutland@arm.com>,
	Arnd Bergmann <arnd@arndb.de>,
	Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
	Murali Karicheri <m-karicheri2@ti.com>,
	Jesper Nilsson <jesper.nilsson@axis.com>,
	<linux-pci@vger.kernel.org>, <devicetree@vger.kernel.org>,
	<linux-kernel@vger.kernel.org>, <linux-omap@vger.kernel.org>,
	<linux-arm-kernel@lists.infradead.org>,
	<linux-arm-kernel@axis.com>
Subject: Re: [PATCH 00/24] Add support for PCIe RC and EP mode in TI's AM654 SoC
Date: Wed, 6 Feb 2019 18:20:21 +0530	[thread overview]
Message-ID: <a9a7fe72-9b23-7ebb-d0d0-82cac62b6884@ti.com> (raw)
In-Reply-To: <20190204164054.GA21488@e107981-ln.cambridge.arm.com>

Hi Lorenzo,

On 04/02/19 10:10 PM, Lorenzo Pieralisi wrote:
> On Mon, Jan 14, 2019 at 06:54:00PM +0530, Kishon Vijay Abraham I wrote:
>> Add PCIe RC support for TI's AM654 SoC. The PCIe controller in AM654
>> uses Synopsys core revision 4.90a and uses the same TI wrapper as used
>> in keystone2 with certain modification. Hence AM654 will use the same
>> pci wrapper driver pci-keystone.c
>>
>> This series was initially part of [1]. This series only includes patches
>> that has to be merged via Lorenzo's tree. The PHY patches and dt patches
>> will be sent separately.
>>
>> This series is created over my keystone MSI cleanup series [2] and EPC
>> features series [3].
> 
> Hi Kishon,
> 
> so I would suggest we merge those series first, starting from the MSI
> clean-up.
> 
> I will mark this series as awaiting upstream, it is on my radar but
> we have to get the two others done first.

Sure. I have one outstanding comment to be fixed on my legacy interrupt cleanup
patch in the MSI cleanup series. I'll resend the series without the legacy
interrupt cleanup patch so that we can get most of the patches for 5.1. I'll
come back to it later.

I'm not sure how many tested EPC features cleanup. However I've got ACK from
Shawn Lin for the v2 of EPC features cleanup series and Layerscape EP series
was created on top of EPC features cleanup series.

Thanks
Kishon

> 
> Thanks,
> Lorenzo
> 
>> This series:
>> *) Cleanup pci-keystone driver so that both RC mode and EP mode of
>>    AM654 can be supported
>> *) Modify epc-core to support allocation of aligned buffers required for
>>    AM654
>> *) Fix ATU unroll identification
>> *) Add support for both host mode and device mode in AM654    
>>
>> [1] -> https://lore.kernel.org/patchwork/cover/989487/
>> [2] -> https://www.mail-archive.com/linux-kernel@vger.kernel.org/msg1883081.html
>> [3] -> https://www.mail-archive.com/linux-kernel@vger.kernel.org/msg1899011.html
>>
>> Kishon Vijay Abraham I (24):
>>   PCI: keystone: Add start_link/stop_link dw_pcie_ops
>>   PCI: keystone: Cleanup error_irq configuration
>>   dt-bindings: PCI: keystone: Add "reg-names" binding information
>>   PCI: keystone: Perform host initialization in a single function
>>   PCI: keystone: Use platform_get_resource_byname to get memory
>>     resources
>>   PCI: keystone: Move initializations to appropriate places
>>   dt-bindings: PCI: Add dt-binding to configure PCIe mode
>>   PCI: keystone: Explicitly set the PCIe mode
>>   dt-bindings: PCI: Document "atu" reg-names
>>   PCI: dwc: Enable iATU unroll for endpoint too
>>   PCI: dwc: Fix ATU identification for designware version >= 4.80
>>   PCI: keystone: Prevent ARM32 specific code to be compiled for ARM64
>>   dt-bindings: PCI: Add PCI RC dt binding documentation for AM654
>>   PCI: keystone: Add support for PCIe RC in AM654x Platforms
>>   PCI: keystone: Invoke phy_reset API before enabling PHY
>>   PCI: endpoint: Add support to allocate aligned buffers to be mapped in
>>     BARs
>>   PCI: dwc: Add const qualifier to struct dw_pcie_ep_ops
>>   PCI: dwc: Fix dw_pcie_ep_find_capability to return correct capability
>>     offset
>>   PCI: dwc: Add callbacks for accessing dbi2 address space
>>   PCI: keystone: Add support for PCIe EP in AM654x Platforms
>>   PCI: designware-ep: Configure RESBAR to advertise the smallest size
>>   PCI: designware-ep: Use aligned ATU window for raising MSI interrupts
>>   misc: pci_endpoint_test: Add support to test PCI EP in AM654x
>>   misc: pci_endpoint_test: Fix test_reg_bar to be updated in
>>     pci_endpoint_test
>>
>>  .../bindings/pci/designware-pcie.txt          |   7 +-
>>  .../devicetree/bindings/pci/pci-keystone.txt  |  14 +-
>>  drivers/misc/pci_endpoint_test.c              |  17 +
>>  drivers/pci/controller/dwc/Kconfig            |  25 +-
>>  drivers/pci/controller/dwc/pci-dra7xx.c       |   2 +-
>>  drivers/pci/controller/dwc/pci-keystone.c     | 505 ++++++++++++++----
>>  drivers/pci/controller/dwc/pcie-artpec6.c     |   2 +-
>>  .../pci/controller/dwc/pcie-designware-ep.c   |  55 +-
>>  .../pci/controller/dwc/pcie-designware-host.c |  19 -
>>  .../pci/controller/dwc/pcie-designware-plat.c |   2 +-
>>  drivers/pci/controller/dwc/pcie-designware.c  |  52 ++
>>  drivers/pci/controller/dwc/pcie-designware.h  |  15 +-
>>  drivers/pci/endpoint/functions/pci-epf-test.c |   5 +-
>>  drivers/pci/endpoint/pci-epf-core.c           |  10 +-
>>  include/linux/pci-epc.h                       |   2 +
>>  include/linux/pci-epf.h                       |   3 +-
>>  16 files changed, 587 insertions(+), 148 deletions(-)
>>
>> -- 
>> 2.17.1
>>

WARNING: multiple messages have this Message-ID
From: Kishon Vijay Abraham I <kishon@ti.com>
To: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Cc: Mark Rutland <mark.rutland@arm.com>,
	devicetree@vger.kernel.org,
	Jesper Nilsson <jesper.nilsson@axis.com>,
	Arnd Bergmann <arnd@arndb.de>,
	Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
	Gustavo Pimentel <gustavo.pimentel@synopsys.com>,
	linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org,
	linux-arm-kernel@axis.com, Rob Herring <robh+dt@kernel.org>,
	Murali Karicheri <m-karicheri2@ti.com>,
	Jingoo Han <jingoohan1@gmail.com>,
	Bjorn Helgaas <bhelgaas@google.com>,
	linux-omap@vger.kernel.org, linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 00/24] Add support for PCIe RC and EP mode in TI's AM654 SoC
Date: Wed, 6 Feb 2019 18:20:21 +0530	[thread overview]
Message-ID: <a9a7fe72-9b23-7ebb-d0d0-82cac62b6884@ti.com> (raw)
In-Reply-To: <20190204164054.GA21488@e107981-ln.cambridge.arm.com>

Hi Lorenzo,

On 04/02/19 10:10 PM, Lorenzo Pieralisi wrote:
> On Mon, Jan 14, 2019 at 06:54:00PM +0530, Kishon Vijay Abraham I wrote:
>> Add PCIe RC support for TI's AM654 SoC. The PCIe controller in AM654
>> uses Synopsys core revision 4.90a and uses the same TI wrapper as used
>> in keystone2 with certain modification. Hence AM654 will use the same
>> pci wrapper driver pci-keystone.c
>>
>> This series was initially part of [1]. This series only includes patches
>> that has to be merged via Lorenzo's tree. The PHY patches and dt patches
>> will be sent separately.
>>
>> This series is created over my keystone MSI cleanup series [2] and EPC
>> features series [3].
> 
> Hi Kishon,
> 
> so I would suggest we merge those series first, starting from the MSI
> clean-up.
> 
> I will mark this series as awaiting upstream, it is on my radar but
> we have to get the two others done first.

Sure. I have one outstanding comment to be fixed on my legacy interrupt cleanup
patch in the MSI cleanup series. I'll resend the series without the legacy
interrupt cleanup patch so that we can get most of the patches for 5.1. I'll
come back to it later.

I'm not sure how many tested EPC features cleanup. However I've got ACK from
Shawn Lin for the v2 of EPC features cleanup series and Layerscape EP series
was created on top of EPC features cleanup series.

Thanks
Kishon

> 
> Thanks,
> Lorenzo
> 
>> This series:
>> *) Cleanup pci-keystone driver so that both RC mode and EP mode of
>>    AM654 can be supported
>> *) Modify epc-core to support allocation of aligned buffers required for
>>    AM654
>> *) Fix ATU unroll identification
>> *) Add support for both host mode and device mode in AM654    
>>
>> [1] -> https://lore.kernel.org/patchwork/cover/989487/
>> [2] -> https://www.mail-archive.com/linux-kernel@vger.kernel.org/msg1883081.html
>> [3] -> https://www.mail-archive.com/linux-kernel@vger.kernel.org/msg1899011.html
>>
>> Kishon Vijay Abraham I (24):
>>   PCI: keystone: Add start_link/stop_link dw_pcie_ops
>>   PCI: keystone: Cleanup error_irq configuration
>>   dt-bindings: PCI: keystone: Add "reg-names" binding information
>>   PCI: keystone: Perform host initialization in a single function
>>   PCI: keystone: Use platform_get_resource_byname to get memory
>>     resources
>>   PCI: keystone: Move initializations to appropriate places
>>   dt-bindings: PCI: Add dt-binding to configure PCIe mode
>>   PCI: keystone: Explicitly set the PCIe mode
>>   dt-bindings: PCI: Document "atu" reg-names
>>   PCI: dwc: Enable iATU unroll for endpoint too
>>   PCI: dwc: Fix ATU identification for designware version >= 4.80
>>   PCI: keystone: Prevent ARM32 specific code to be compiled for ARM64
>>   dt-bindings: PCI: Add PCI RC dt binding documentation for AM654
>>   PCI: keystone: Add support for PCIe RC in AM654x Platforms
>>   PCI: keystone: Invoke phy_reset API before enabling PHY
>>   PCI: endpoint: Add support to allocate aligned buffers to be mapped in
>>     BARs
>>   PCI: dwc: Add const qualifier to struct dw_pcie_ep_ops
>>   PCI: dwc: Fix dw_pcie_ep_find_capability to return correct capability
>>     offset
>>   PCI: dwc: Add callbacks for accessing dbi2 address space
>>   PCI: keystone: Add support for PCIe EP in AM654x Platforms
>>   PCI: designware-ep: Configure RESBAR to advertise the smallest size
>>   PCI: designware-ep: Use aligned ATU window for raising MSI interrupts
>>   misc: pci_endpoint_test: Add support to test PCI EP in AM654x
>>   misc: pci_endpoint_test: Fix test_reg_bar to be updated in
>>     pci_endpoint_test
>>
>>  .../bindings/pci/designware-pcie.txt          |   7 +-
>>  .../devicetree/bindings/pci/pci-keystone.txt  |  14 +-
>>  drivers/misc/pci_endpoint_test.c              |  17 +
>>  drivers/pci/controller/dwc/Kconfig            |  25 +-
>>  drivers/pci/controller/dwc/pci-dra7xx.c       |   2 +-
>>  drivers/pci/controller/dwc/pci-keystone.c     | 505 ++++++++++++++----
>>  drivers/pci/controller/dwc/pcie-artpec6.c     |   2 +-
>>  .../pci/controller/dwc/pcie-designware-ep.c   |  55 +-
>>  .../pci/controller/dwc/pcie-designware-host.c |  19 -
>>  .../pci/controller/dwc/pcie-designware-plat.c |   2 +-
>>  drivers/pci/controller/dwc/pcie-designware.c  |  52 ++
>>  drivers/pci/controller/dwc/pcie-designware.h  |  15 +-
>>  drivers/pci/endpoint/functions/pci-epf-test.c |   5 +-
>>  drivers/pci/endpoint/pci-epf-core.c           |  10 +-
>>  include/linux/pci-epc.h                       |   2 +
>>  include/linux/pci-epf.h                       |   3 +-
>>  16 files changed, 587 insertions(+), 148 deletions(-)
>>
>> -- 
>> 2.17.1
>>

WARNING: multiple messages have this Message-ID
From: Kishon Vijay Abraham I <kishon@ti.com>
To: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Cc: Mark Rutland <mark.rutland@arm.com>,
	devicetree@vger.kernel.org,
	Jesper Nilsson <jesper.nilsson@axis.com>,
	Arnd Bergmann <arnd@arndb.de>,
	Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
	Gustavo Pimentel <gustavo.pimentel@synopsys.com>,
	linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org,
	linux-arm-kernel@axis.com, Rob Herring <robh+dt@kernel.org>,
	Murali Karicheri <m-karicheri2@ti.com>,
	Jingoo Han <jingoohan1@gmail.com>,
	Bjorn Helgaas <bhelgaas@google.com>,
	linux-omap@vger.kernel.org, linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 00/24] Add support for PCIe RC and EP mode in TI's AM654 SoC
Date: Wed, 6 Feb 2019 18:20:21 +0530	[thread overview]
Message-ID: <a9a7fe72-9b23-7ebb-d0d0-82cac62b6884@ti.com> (raw)
In-Reply-To: <20190204164054.GA21488@e107981-ln.cambridge.arm.com>

Hi Lorenzo,

On 04/02/19 10:10 PM, Lorenzo Pieralisi wrote:
> On Mon, Jan 14, 2019 at 06:54:00PM +0530, Kishon Vijay Abraham I wrote:
>> Add PCIe RC support for TI's AM654 SoC. The PCIe controller in AM654
>> uses Synopsys core revision 4.90a and uses the same TI wrapper as used
>> in keystone2 with certain modification. Hence AM654 will use the same
>> pci wrapper driver pci-keystone.c
>>
>> This series was initially part of [1]. This series only includes patches
>> that has to be merged via Lorenzo's tree. The PHY patches and dt patches
>> will be sent separately.
>>
>> This series is created over my keystone MSI cleanup series [2] and EPC
>> features series [3].
> 
> Hi Kishon,
> 
> so I would suggest we merge those series first, starting from the MSI
> clean-up.
> 
> I will mark this series as awaiting upstream, it is on my radar but
> we have to get the two others done first.

Sure. I have one outstanding comment to be fixed on my legacy interrupt cleanup
patch in the MSI cleanup series. I'll resend the series without the legacy
interrupt cleanup patch so that we can get most of the patches for 5.1. I'll
come back to it later.

I'm not sure how many tested EPC features cleanup. However I've got ACK from
Shawn Lin for the v2 of EPC features cleanup series and Layerscape EP series
was created on top of EPC features cleanup series.

Thanks
Kishon

> 
> Thanks,
> Lorenzo
> 
>> This series:
>> *) Cleanup pci-keystone driver so that both RC mode and EP mode of
>>    AM654 can be supported
>> *) Modify epc-core to support allocation of aligned buffers required for
>>    AM654
>> *) Fix ATU unroll identification
>> *) Add support for both host mode and device mode in AM654    
>>
>> [1] -> https://lore.kernel.org/patchwork/cover/989487/
>> [2] -> https://www.mail-archive.com/linux-kernel@vger.kernel.org/msg1883081.html
>> [3] -> https://www.mail-archive.com/linux-kernel@vger.kernel.org/msg1899011.html
>>
>> Kishon Vijay Abraham I (24):
>>   PCI: keystone: Add start_link/stop_link dw_pcie_ops
>>   PCI: keystone: Cleanup error_irq configuration
>>   dt-bindings: PCI: keystone: Add "reg-names" binding information
>>   PCI: keystone: Perform host initialization in a single function
>>   PCI: keystone: Use platform_get_resource_byname to get memory
>>     resources
>>   PCI: keystone: Move initializations to appropriate places
>>   dt-bindings: PCI: Add dt-binding to configure PCIe mode
>>   PCI: keystone: Explicitly set the PCIe mode
>>   dt-bindings: PCI: Document "atu" reg-names
>>   PCI: dwc: Enable iATU unroll for endpoint too
>>   PCI: dwc: Fix ATU identification for designware version >= 4.80
>>   PCI: keystone: Prevent ARM32 specific code to be compiled for ARM64
>>   dt-bindings: PCI: Add PCI RC dt binding documentation for AM654
>>   PCI: keystone: Add support for PCIe RC in AM654x Platforms
>>   PCI: keystone: Invoke phy_reset API before enabling PHY
>>   PCI: endpoint: Add support to allocate aligned buffers to be mapped in
>>     BARs
>>   PCI: dwc: Add const qualifier to struct dw_pcie_ep_ops
>>   PCI: dwc: Fix dw_pcie_ep_find_capability to return correct capability
>>     offset
>>   PCI: dwc: Add callbacks for accessing dbi2 address space
>>   PCI: keystone: Add support for PCIe EP in AM654x Platforms
>>   PCI: designware-ep: Configure RESBAR to advertise the smallest size
>>   PCI: designware-ep: Use aligned ATU window for raising MSI interrupts
>>   misc: pci_endpoint_test: Add support to test PCI EP in AM654x
>>   misc: pci_endpoint_test: Fix test_reg_bar to be updated in
>>     pci_endpoint_test
>>
>>  .../bindings/pci/designware-pcie.txt          |   7 +-
>>  .../devicetree/bindings/pci/pci-keystone.txt  |  14 +-
>>  drivers/misc/pci_endpoint_test.c              |  17 +
>>  drivers/pci/controller/dwc/Kconfig            |  25 +-
>>  drivers/pci/controller/dwc/pci-dra7xx.c       |   2 +-
>>  drivers/pci/controller/dwc/pci-keystone.c     | 505 ++++++++++++++----
>>  drivers/pci/controller/dwc/pcie-artpec6.c     |   2 +-
>>  .../pci/controller/dwc/pcie-designware-ep.c   |  55 +-
>>  .../pci/controller/dwc/pcie-designware-host.c |  19 -
>>  .../pci/controller/dwc/pcie-designware-plat.c |   2 +-
>>  drivers/pci/controller/dwc/pcie-designware.c  |  52 ++
>>  drivers/pci/controller/dwc/pcie-designware.h  |  15 +-
>>  drivers/pci/endpoint/functions/pci-epf-test.c |   5 +-
>>  drivers/pci/endpoint/pci-epf-core.c           |  10 +-
>>  include/linux/pci-epc.h                       |   2 +
>>  include/linux/pci-epf.h                       |   3 +-
>>  16 files changed, 587 insertions(+), 148 deletions(-)
>>
>> -- 
>> 2.17.1
>>

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  reply	other threads:[~2019-02-06 12:51 UTC|newest]

Thread overview: 100+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-01-14 13:24 [PATCH 00/24] Add support for PCIe RC and EP mode in TI's AM654 SoC Kishon Vijay Abraham I
2019-01-14 13:24 ` Kishon Vijay Abraham I
2019-01-14 13:24 ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 01/24] PCI: keystone: Add start_link/stop_link dw_pcie_ops Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 02/24] PCI: keystone: Cleanup error_irq configuration Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 03/24] dt-bindings: PCI: keystone: Add "reg-names" binding information Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-22  0:31   ` Rob Herring
2019-01-22  0:31     ` Rob Herring
2019-01-22  0:31     ` Rob Herring
2019-01-14 13:24 ` [PATCH 04/24] PCI: keystone: Perform host initialization in a single function Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 05/24] PCI: keystone: Use platform_get_resource_byname to get memory resources Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 06/24] PCI: keystone: Move initializations to appropriate places Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 07/24] dt-bindings: PCI: Add dt-binding to configure PCIe mode Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-22  0:32   ` Rob Herring
2019-01-22  0:32     ` Rob Herring
2019-01-22  0:32     ` Rob Herring
2019-01-14 13:24 ` [PATCH 08/24] PCI: keystone: Explicitly set the " Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 09/24] dt-bindings: PCI: Document "atu" reg-names Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-22  0:48   ` Rob Herring
2019-01-22  0:48     ` Rob Herring
2019-01-23 10:04     ` Kishon Vijay Abraham I
2019-01-23 10:04       ` Kishon Vijay Abraham I
2019-01-23 10:04       ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 10/24] PCI: dwc: Enable iATU unroll for endpoint too Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 11/24] PCI: dwc: Fix ATU identification for designware version >= 4.80 Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 12/24] PCI: keystone: Prevent ARM32 specific code to be compiled for ARM64 Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 13/24] dt-bindings: PCI: Add PCI RC dt binding documentation for AM654 Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-22  0:48   ` Rob Herring
2019-01-22  0:48     ` Rob Herring
2019-01-22  0:48     ` Rob Herring
2019-01-14 13:24 ` [PATCH 14/24] PCI: keystone: Add support for PCIe RC in AM654x Platforms Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 15/24] PCI: keystone: Invoke phy_reset API before enabling PHY Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 16/24] PCI: endpoint: Add support to allocate aligned buffers to be mapped in BARs Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 17/24] PCI: dwc: Add const qualifier to struct dw_pcie_ep_ops Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 18/24] PCI: dwc: Fix dw_pcie_ep_find_capability to return correct capability offset Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-29  9:25   ` Gustavo Pimentel
2019-01-29  9:25     ` Gustavo Pimentel
2019-01-29  9:25     ` Gustavo Pimentel
2019-01-29 10:19     ` Kishon Vijay Abraham I
2019-01-29 10:19       ` Kishon Vijay Abraham I
2019-01-29 10:19       ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 19/24] PCI: dwc: Add callbacks for accessing dbi2 address space Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 20/24] PCI: keystone: Add support for PCIe EP in AM654x Platforms Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 21/24] PCI: designware-ep: Configure RESBAR to advertise the smallest size Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 22/24] PCI: designware-ep: Use aligned ATU window for raising MSI interrupts Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 23/24] misc: pci_endpoint_test: Add support to test PCI EP in AM654x Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24 ` [PATCH 24/24] misc: pci_endpoint_test: Fix test_reg_bar to be updated in pci_endpoint_test Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-01-14 13:24   ` Kishon Vijay Abraham I
2019-02-04 16:40 ` [PATCH 00/24] Add support for PCIe RC and EP mode in TI's AM654 SoC Lorenzo Pieralisi
2019-02-04 16:40   ` Lorenzo Pieralisi
2019-02-06 12:50   ` Kishon Vijay Abraham I [this message]
2019-02-06 12:50     ` Kishon Vijay Abraham I
2019-02-06 12:50     ` Kishon Vijay Abraham I

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=a9a7fe72-9b23-7ebb-d0d0-82cac62b6884@ti.com \
    --to=kishon@ti.com \
    --cc=arnd@arndb.de \
    --cc=bhelgaas@google.com \
    --cc=devicetree@vger.kernel.org \
    --cc=gregkh@linuxfoundation.org \
    --cc=gustavo.pimentel@synopsys.com \
    --cc=jesper.nilsson@axis.com \
    --cc=jingoohan1@gmail.com \
    --cc=linux-arm-kernel@axis.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-omap@vger.kernel.org \
    --cc=linux-pci@vger.kernel.org \
    --cc=lorenzo.pieralisi@arm.com \
    --cc=m-karicheri2@ti.com \
    --cc=mark.rutland@arm.com \
    --cc=robh+dt@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.