All of lore.kernel.org
 help / color / mirror / Atom feed
From: Palmer Dabbelt <palmer@sifive.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v2 0/9] SMP support for RISC-V
Date: Mon, 11 Mar 2019 04:56:27 -0700 (PDT)	[thread overview]
Message-ID: <mhng-944778c9-0d4f-4568-943c-4e59d0c74964@palmer-si-x1c4> (raw)
In-Reply-To: <MN2PR04MB606127E1AADDDAC22EA1D3718D4D0@MN2PR04MB6061.namprd04.prod.outlook.com>

On Thu, 07 Mar 2019 19:37:30 PST (-0800), Anup Patel wrote:
> 
> 
>> -----Original Message-----
>> From: Andreas Schwab <schwab@suse.de>
>> Sent: Thursday, March 7, 2019 2:50 PM
>> To: Anup Patel <Anup.Patel@wdc.com>
>> Cc: Atish Patra <Atish.Patra@wdc.com>; Anup Patel <anup@brainfault.org>;
>> Auer, Lukas <lukas.auer@aisec.fraunhofer.de>; paul.walmsley at sifive.com;
>> agraf at suse.de; u-boot at lists.denx.de; baruch at tkos.co.il;
>> daniel.schwierzeck at gmail.com; bmeng.cn at gmail.com;
>> rick at andestech.com; sr at denx.de; palmer at sifive.com
>> Subject: Re: [PATCH v2 0/9] SMP support for RISC-V
>> 
>> On Mär 07 2019, Anup Patel <Anup.Patel@wdc.com> wrote:
>> 
>> > Like I mentioned, there is no functional issue with this series. The
>> > warm-boot issues were fixed in OpenSBI.
>> >
>> > @Andreas, please try at your end.
>> 
>> As long as issue#65 isn't fixed opensbi is mostly a no-go for me.  At least it
>> gives me more reasons to press the reset button. :-)
> 
> The reset button works fine for me an Atish. I am sure it works fine for lot of
> other folks too.
> 
> BTW, as-per discussion with SiFive folks the reset button on Unleashed
> Board is not much tested and it can misbehave on certain boards. It is quite
> possible that you might have a "flaky" board.

I don't think the reset button differs between boards.  As far as I know, the 
issues are really just that it doesn't reset everything -- specifically some of 
the IP on the chip (clock, power, JTAG) isn't reset and nothing on the board 
(SD, ethernet, PCIe, etc) is reset.  This frequently results in flakiness when 
debugging drivers, but the cores and memory system should all be OK.

Is that issue 65 on github.com/opensbi?  If so it clearly says this isn't a 
reset button issue.

  parent reply	other threads:[~2019-03-11 11:56 UTC|newest]

Thread overview: 45+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-03-05 22:53 [U-Boot] [PATCH v2 0/9] SMP support for RISC-V Lukas Auer
2019-03-05 22:53 ` [U-Boot] [PATCH v2 1/9] riscv: add infrastructure for calling functions on other harts Lukas Auer
2019-03-06  3:55   ` Anup Patel
2019-03-07  3:20   ` Atish Patra
2019-03-10 14:41     ` Auer, Lukas
2019-03-10 13:01   ` Bin Meng
2019-03-05 22:53 ` [U-Boot] [PATCH v2 2/9] riscv: import the supervisor binary interface header file Lukas Auer
2019-03-07  3:21   ` Atish Patra
2019-03-05 22:53 ` [U-Boot] [PATCH v2 3/9] riscv: implement IPI platform functions using SBI Lukas Auer
2019-03-07  3:23   ` Atish Patra
2019-03-10 13:01   ` Bin Meng
2019-03-05 22:53 ` [U-Boot] [PATCH v2 4/9] riscv: delay initialization of caches and debug UART Lukas Auer
2019-03-05 22:53 ` [U-Boot] [PATCH v2 5/9] riscv: add support for multi-hart systems Lukas Auer
2019-03-06  3:56   ` Anup Patel
2019-03-10 13:01   ` Bin Meng
2019-03-10 13:46     ` Auer, Lukas
2019-03-05 22:53 ` [U-Boot] [PATCH v2 6/9] riscv: boot images passed to bootm on all harts Lukas Auer
2019-03-10 13:01   ` Bin Meng
2019-03-05 22:53 ` [U-Boot] [PATCH v2 7/9] riscv: do not rely on hart ID passed by previous boot stage Lukas Auer
2019-03-06  3:56   ` Anup Patel
2019-03-07  3:26   ` Atish Patra
2019-03-10 13:01   ` Bin Meng
     [not found]   ` <752D002CFF5D0F4FA35C0100F1D73F3FA40983DC@ATCPCS16.andestech.com>
2019-03-13  2:10     ` Rick Chen
2019-03-05 22:53 ` [U-Boot] [PATCH v2 8/9] riscv: fu540: enable SMP Lukas Auer
2019-03-10 13:01   ` Bin Meng
2019-03-05 22:53 ` [U-Boot] [PATCH v2 9/9] riscv: qemu: " Lukas Auer
2019-03-10 13:01   ` Bin Meng
2019-03-06  4:00 ` [U-Boot] [PATCH v2 0/9] SMP support for RISC-V Anup Patel
2019-03-06  9:22   ` Auer, Lukas
2019-03-06 10:07     ` Anup Patel
2019-03-06 10:56       ` Andreas Schwab
2019-03-06 11:24         ` Anup Patel
2019-03-06 11:47           ` Andreas Schwab
2019-03-06 11:49             ` Anup Patel
2019-03-06 12:01               ` Andreas Schwab
2019-03-06 12:15                 ` Auer, Lukas
2019-03-06 12:32                   ` Anup Patel
2019-03-06 23:50                     ` Atish Patra
2019-03-07  4:47                       ` Anup Patel
2019-03-07  9:20                         ` Andreas Schwab
2019-03-08  3:37                           ` Anup Patel
2019-03-11  9:17                             ` Andreas Schwab
2019-03-11 11:56                             ` Palmer Dabbelt [this message]
2019-03-11 16:10                               ` Anup Patel
2019-03-06 12:17       ` Auer, Lukas

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=mhng-944778c9-0d4f-4568-943c-4e59d0c74964@palmer-si-x1c4 \
    --to=palmer@sifive.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.