From: Fredrik Noring <noring@nocrew.org> To: linux-mips@vger.kernel.org Subject: [PATCH 077/120] MIPS: PS2: GS: Write privileged registers Date: Sun, 1 Sep 2019 18:18:16 +0200 Message-ID: <758ac4deba96217ee4ec40dc06429951e4d4495c.1567326213.git.noring@nocrew.org> (raw) In-Reply-To: <cover.1567326213.git.noring@nocrew.org> All privileged Graphics Synthesizer register functions follow the same pattern. For example, the CSR register has the following functions: bool gs_valid_csr(void); void gs_writeq_csr(u64 value); gs_valid_csr() indicates whether CSR is readable, which is always true, since CSR is read-write in hardware. The IMR register however is write- only in hardware, so its shadow register is only valid and readable once it is written at least once. Reading nonvalid registers is not permitted. The following registers have functions: PMODE, SMODE1, SMODE2, SYNCH1, SYNCH2, SYNCV, SRFSH, DISPFB1, DISPLAY1, DISPFB2, DISPLAY2, EXTBUF, EXTDATA, EXTWRITE, BGCOLOR, CSR, IMR, BUSDIR and SIGLBLID. Signed-off-by: Fredrik Noring <noring@nocrew.org> --- arch/mips/include/asm/mach-ps2/gs-registers.h | 48 +++++++ drivers/ps2/Makefile | 2 + drivers/ps2/gs-registers.c | 121 ++++++++++++++++++ 3 files changed, 171 insertions(+) create mode 100644 drivers/ps2/gs-registers.c diff --git a/arch/mips/include/asm/mach-ps2/gs-registers.h b/arch/mips/include/asm/mach-ps2/gs-registers.h index ab59c751190f..291b503447e4 100644 --- a/arch/mips/include/asm/mach-ps2/gs-registers.h +++ b/arch/mips/include/asm/mach-ps2/gs-registers.h @@ -545,4 +545,52 @@ struct gs_siglblid { u64 lblid : 32; }; +#define GS_DECLARE_VALID_REG(reg) \ + bool gs_valid_##reg(void) + +#define GS_DECLARE_WQ_REG(reg) \ + void gs_writeq_##reg(u64 value) + +#define GS_DECLARE_RW_REG(reg) \ + GS_DECLARE_VALID_REG(reg); \ + GS_DECLARE_WQ_REG(reg) + +/** + * DOC: + * + * All privileged Graphics Synthesizer register functions follow the same + * pattern. For example, the CSR register has the following functions:: + * + * bool gs_valid_csr(void); + * void gs_writeq_csr(u64 value); + * + * gs_valid_csr() indicates whether CSR is readable, which is always true, + * since CSR is read-write in hardware. The IMR register however is write- + * only in hardware, so its shadow register is only valid and readable once + * it is written at least once. Reading nonvalid registers is not permitted. + * + * The following registers have functions: PMODE, SMODE1, SMODE2, SRFSH, + * SYNCH1, SYNCH2, SYNCV, DISPFB1 , DISPLAY1, DISPFB2, DISPLAY2, EXTBUF, + * EXTDATA, EXTWRITE, BGCOLOR, CSR, IMR, BUSDIR and SIGLBLID. + */ +GS_DECLARE_RW_REG(pmode); +GS_DECLARE_RW_REG(smode1); +GS_DECLARE_RW_REG(smode2); +GS_DECLARE_RW_REG(srfsh); +GS_DECLARE_RW_REG(synch1); +GS_DECLARE_RW_REG(synch2); +GS_DECLARE_RW_REG(syncv); +GS_DECLARE_RW_REG(dispfb1 ); +GS_DECLARE_RW_REG(display1); +GS_DECLARE_RW_REG(dispfb2); +GS_DECLARE_RW_REG(display2); +GS_DECLARE_RW_REG(extbuf); +GS_DECLARE_RW_REG(extdata); +GS_DECLARE_RW_REG(extwrite); +GS_DECLARE_RW_REG(bgcolor); +GS_DECLARE_RW_REG(csr); +GS_DECLARE_RW_REG(imr); +GS_DECLARE_RW_REG(busdir); +GS_DECLARE_RW_REG(siglblid); + #endif /* __ASM_MACH_PS2_GS_REGISTERS_H */ diff --git a/drivers/ps2/Makefile b/drivers/ps2/Makefile index dd00eff52ef3..533ab86d6a58 100644 --- a/drivers/ps2/Makefile +++ b/drivers/ps2/Makefile @@ -1,3 +1,5 @@ +obj-$(CONFIG_PS2_GS) += gs-registers.o + obj-m += iop-heap.o obj-m += iop-irq.o obj-m += iop-memory.o diff --git a/drivers/ps2/gs-registers.c b/drivers/ps2/gs-registers.c new file mode 100644 index 000000000000..781604b874b5 --- /dev/null +++ b/drivers/ps2/gs-registers.c @@ -0,0 +1,121 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * PlayStation 2 privileged Graphics Synthesizer (GS) registers + * + * Copyright (C) 2019 Fredrik Noring + */ + +#include <linux/build_bug.h> +#include <linux/ctype.h> +#include <linux/delay.h> +#include <linux/module.h> +#include <linux/spinlock.h> +#include <linux/types.h> + +#include <asm/io.h> + +#include <asm/mach-ps2/gs-registers.h> + +/* Shadow write-only privileged Graphics Synthesizer registers. */ +static struct { + spinlock_t lock; /* Must be taken to access shadow registers. */ + + struct { + u64 value; + bool valid; /* True if value is written at least once. */ + } pmode, + smode1, + smode2, + srfsh, + synch1, + synch2, + syncv, + dispfb1, + display1, + dispfb2, + display2, + extbuf, + extdata, + extwrite, + bgcolor, + imr, + busdir; +} gs_registers = { + .lock = __SPIN_LOCK_UNLOCKED(gs_registers.lock), +}; + +/* Read-write registers are not shadowed and are always valid. */ +#define GS_DEFINE_VALID_RW_REG(reg, addr) \ + bool gs_valid_##reg(void) \ + { \ + return true; \ + } \ + EXPORT_SYMBOL_GPL(gs_valid_##reg) + +/* Read-write registers are not shadowed and trivially write. */ +#define GS_DEFINE_WQ_RW_REG(reg, addr) \ + void gs_writeq_##reg(u64 value) \ + { \ + outq(value, addr); \ + } \ + EXPORT_SYMBOL_GPL(gs_writeq_##reg) + +/* Write-only registers are shadowed and valid only if previously written. */ +#define GS_DEFINE_VALID_WO_REG(reg, addr) \ + bool gs_valid_##reg(void) \ + { \ + unsigned long flags; \ + bool valid; \ + spin_lock_irqsave(&gs_registers.lock, flags); \ + valid = gs_registers.reg.valid; \ + spin_unlock_irqrestore(&gs_registers.lock, flags); \ + return valid; \ + } \ + EXPORT_SYMBOL_GPL(gs_valid_##reg) + +/* Write-only registers are shadowed and reading requires a previous write. */ +#define GS_DEFINE_WQ_WO_REG(reg, addr) \ + void gs_writeq_##reg(u64 value) \ + { \ + unsigned long flags; \ + spin_lock_irqsave(&gs_registers.lock, flags); \ + gs_registers.reg.value = value; \ + gs_registers.reg.valid = true; \ + outq(value, addr); \ + spin_unlock_irqrestore(&gs_registers.lock, flags); \ + } \ + EXPORT_SYMBOL_GPL(gs_writeq_##reg) + +/* Only CSR and SIGLBLID are read-write (RW) with hardware. */ +#define GS_DEFINE_RW_REG(reg, addr) \ + GS_DEFINE_VALID_RW_REG(reg, addr); \ + GS_DEFINE_WQ_RW_REG(reg, addr) + +/* The rest are write-only (WO) with reading emulated by shadow registers. */ +#define GS_DEFINE_WO_REG(reg, addr) \ + GS_DEFINE_VALID_WO_REG(reg, addr); \ + GS_DEFINE_WQ_WO_REG(reg, addr) + +GS_DEFINE_WO_REG(pmode, GS_PMODE); +GS_DEFINE_WO_REG(smode1, GS_SMODE1); +GS_DEFINE_WO_REG(smode2, GS_SMODE2); +GS_DEFINE_WO_REG(srfsh, GS_SRFSH); +GS_DEFINE_WO_REG(synch1, GS_SYNCH1); +GS_DEFINE_WO_REG(synch2, GS_SYNCH2); +GS_DEFINE_WO_REG(syncv, GS_SYNCV); +GS_DEFINE_WO_REG(dispfb1, GS_DISPFB1); +GS_DEFINE_WO_REG(display1, GS_DISPLAY1); +GS_DEFINE_WO_REG(dispfb2, GS_DISPFB2); +GS_DEFINE_WO_REG(display2, GS_DISPLAY2); +GS_DEFINE_WO_REG(extbuf, GS_EXTBUF); +GS_DEFINE_WO_REG(extdata, GS_EXTDATA); +GS_DEFINE_WO_REG(extwrite, GS_EXTWRITE); +GS_DEFINE_WO_REG(bgcolor, GS_BGCOLOR); +GS_DEFINE_RW_REG(csr, GS_CSR); /* Read-write */ +GS_DEFINE_WO_REG(imr, GS_IMR); +GS_DEFINE_WO_REG(busdir, GS_BUSDIR); +GS_DEFINE_RW_REG(siglblid, GS_SIGLBLID); /* Read-write */ + +MODULE_DESCRIPTION("PlayStation 2 privileged Graphics Synthesizer registers"); +MODULE_AUTHOR("Fredrik Noring"); +MODULE_LICENSE("GPL"); -- 2.21.0
next prev parent reply index Thread overview: 160+ messages / expand[flat|nested] mbox.gz Atom feed top 2019-09-01 15:35 [PATCH 000/120] Linux for the PlayStation 2 Fredrik Noring 2019-09-01 15:35 ` [PATCH 001/120] MIPS: R5900: Initial support for the Emotion Engine in " Fredrik Noring 2019-09-01 21:14 ` Maciej W. Rozycki 2019-09-02 15:09 ` Fredrik Noring 2019-09-01 15:36 ` [PATCH 002/120] MIPS: R5900: Trap the RDHWR instruction as an SQ address exception Fredrik Noring 2019-09-01 22:00 ` Maciej W. Rozycki 2020-11-19 7:15 ` Philippe Mathieu-Daudé 2020-11-19 13:28 ` Maciej W. Rozycki 2020-11-19 13:42 ` Maciej W. Rozycki 2020-12-12 10:58 ` Fredrik Noring 2020-12-12 11:36 ` Maciej W. Rozycki 2020-12-12 12:14 ` Fredrik Noring 2020-12-13 11:43 ` Fredrik Noring 2019-09-01 15:36 ` [PATCH 003/120] MIPS: R5900: Sign-extend o32 system call registers Fredrik Noring 2019-09-01 15:37 ` [PATCH 004/120] MIPS: R5900: Reset bits 127..64 of GPRs in RESTORE_SOME Fredrik Noring 2019-09-01 15:38 ` [PATCH 005/120] MIPS: R5900: Reset the funnel shift amount (SA) register " Fredrik Noring 2019-09-01 15:38 ` [PATCH 006/120] MIPS: R5900: Workaround for the short loop bug Fredrik Noring 2019-09-01 15:39 ` [PATCH 007/120] MIPS: R5900: Add the SYNC.P instruction Fredrik Noring 2019-09-01 15:39 ` [PATCH 008/120] MIPS: R5900: Add implicit SYNC.P to the UASM_i_M[FT]C0 macros Fredrik Noring 2019-09-01 15:39 ` [PATCH 009/120] MIPS: R5900: Add mandatory SYNC.P to all M[FT]C0 instructions Fredrik Noring 2019-09-01 15:39 ` [PATCH 010/120] MIPS: R5900: Workaround exception NOP execution bug (FLX05) Fredrik Noring 2019-09-01 23:01 ` Philippe Mathieu-Daudé 2019-09-01 15:40 ` [PATCH 011/120] MIPS: R5900: Avoid pipeline hazard with the TLBP instruction Fredrik Noring 2019-09-01 17:15 ` Sergei Shtylyov 2019-09-01 17:36 ` Fredrik Noring 2019-09-01 15:40 ` [PATCH 012/120] MIPS: R5900: Avoid pipeline hazards with the TLBW[IR] instructions Fredrik Noring 2019-09-01 15:40 ` [PATCH 013/120] MIPS: R5900: Avoid pipeline hazard with the TLBR instruction Fredrik Noring 2019-09-01 15:41 ` [PATCH 014/120] MIPS: R5900: Install final length of TLB refill handler rather than 256 bytes Fredrik Noring 2019-09-01 15:41 ` [PATCH 015/120] MIPS: R5900: Verify that the TLB refill handler does not overflow Fredrik Noring 2019-09-01 15:41 ` [PATCH 016/120] MIPS: R5900: The ERET instruction has issues with delay slot and CACHE Fredrik Noring 2019-09-01 15:42 ` [PATCH 017/120] MIPS: R5900: Define CACHE instruction operation field encodings Fredrik Noring 2019-09-01 15:42 ` [PATCH 018/120] MIPS: R5900: Workaround where MSB must be 0 for the instruction cache Fredrik Noring 2019-09-01 15:42 ` [PATCH 019/120] MIPS: R5900: Use SYNC.L for data cache and SYNC.P for " Fredrik Noring 2019-09-01 15:43 ` [PATCH 020/120] MIPS: R5900: Define CP0.Config register fields Fredrik Noring 2019-09-01 23:04 ` Philippe Mathieu-Daudé 2019-09-01 15:43 ` [PATCH 021/120] MIPS: R5900: Workaround for CACHE instruction near branch delay slot Fredrik Noring 2019-09-01 15:46 ` [PATCH 022/120] MIPS: R5900: Support 64-bit inq() and outq() macros in 32-bit kernels Fredrik Noring 2019-09-04 1:04 ` Jiaxun Yang 2019-09-04 16:00 ` Maciej W. Rozycki 2019-09-01 15:46 ` [PATCH 023/120] MIPS: R5900: Add MFSA and MTSA instructions for the special SA register Fredrik Noring 2019-09-01 15:46 ` [PATCH 024/120] MIPS: PS2: Define PlayStation 2 I/O port, ROM and RAM address spaces Fredrik Noring 2019-09-01 15:47 ` [PATCH 025/120] MIPS: PS2: Define interrupt controller, DMA and timer IRQs Fredrik Noring 2019-09-01 15:47 ` [PATCH 026/120] MIPS: PS2: Interrupt controller (INTC) IRQ support Fredrik Noring 2019-09-01 15:47 ` [PATCH 027/120] MIPS: PS2: DMAC: Define DMA controller registers Fredrik Noring 2019-09-01 15:47 ` [PATCH 028/120] MIPS: PS2: DMAC: Define tag structures Fredrik Noring 2019-09-01 15:48 ` [PATCH 029/120] MIPS: PS2: DMAC: IRQ support Fredrik Noring 2019-09-01 15:48 ` [PATCH 030/120] MIPS: PS2: Timer support Fredrik Noring 2019-09-01 15:48 ` [PATCH 031/120] MIPS: PS2: SCMD: System command support Fredrik Noring 2019-09-01 15:48 ` [PATCH 032/120] MIPS: PS2: SCMD: System power off command Fredrik Noring 2019-09-01 15:48 ` [PATCH 033/120] MIPS: PS2: SCMD: Read system machine name command Fredrik Noring 2019-09-01 15:49 ` [PATCH 034/120] MIPS: PS2: SCMD: Read system command for the real-time clock (RTC) Fredrik Noring 2019-09-01 15:49 ` [PATCH 035/120] MIPS: PS2: SCMD: Set " Fredrik Noring 2019-09-01 15:49 ` [PATCH 036/120] MIPS: PS2: ROM: Iterate over the files in a given ROM directory Fredrik Noring 2019-09-01 15:49 ` [PATCH 037/120] MIPS: PS2: ROM: Find ROM files with a given name, if they exist Fredrik Noring 2019-09-01 15:50 ` [PATCH 038/120] MIPS: PS2: ROM: Read data for a given ROM file name Fredrik Noring 2019-09-02 9:05 ` Sergei Shtylyov 2019-09-04 11:46 ` Sergei Shtylyov 2019-09-06 13:07 ` Fredrik Noring 2019-09-01 15:50 ` [PATCH 039/120] MIPS: PS2: ROM: Read extended information for a given ROM file Fredrik Noring 2019-09-01 15:50 ` [PATCH 040/120] MIPS: PS2: ROM: Read and decode the ROMVER file Fredrik Noring 2019-09-01 15:52 ` [PATCH 041/120] MIPS: PS2: ROM: Resolve the name for the type in " Fredrik Noring 2019-09-01 15:52 ` [PATCH 042/120] MIPS: PS2: ROM: Resolve the name for the region " Fredrik Noring 2019-09-01 15:53 ` [PATCH 043/120] MIPS: PS2: ROM: Permit /dev/mem to access read-only memory Fredrik Noring 2019-09-01 15:53 ` [PATCH 044/120] MIPS: PS2: ROM: Sysfs module to inspect ROM files Fredrik Noring 2019-09-01 15:54 ` [PATCH 045/120] MIPS: PS2: ROM: Provide extended file information via sysfs Fredrik Noring 2019-09-01 15:54 ` [PATCH 046/120] MIPS: PS2: Identify the machine by model name Fredrik Noring 2019-09-01 15:54 ` [PATCH 047/120] MIPS: PS2: Let the system type be Sony PlayStation 2 Fredrik Noring 2019-09-01 23:09 ` Philippe Mathieu-Daudé 2019-09-01 15:55 ` [PATCH 048/120] MIPS: Define and use cpu_relax_forever() for various halting loops Fredrik Noring 2019-09-01 15:55 ` [PATCH 049/120] MIPS: PS2: Power off support Fredrik Noring 2019-09-01 15:55 ` [PATCH 050/120] MIPS: PS2: Real-time clock (RTC) driver Fredrik Noring 2019-09-01 15:56 ` [PATCH 051/120] MIPS: PS2: IOP: I/O processor DMA register PCR2 set and clear Fredrik Noring 2019-09-01 15:57 ` [PATCH 052/120] MIPS: PS2: SIF: Sub-system interface reset of the I/O processor (IOP) Fredrik Noring 2019-09-01 15:57 ` [PATCH 053/120] MIPS: PS2: IOP: Define error numbers, descriptions and errno mapping Fredrik Noring 2019-09-01 15:58 ` [PATCH 054/120] MIPS: PS2: SIF: SIF register write command support Fredrik Noring 2019-09-01 15:58 ` [PATCH 055/120] MIPS: PS2: SIF: Respond to remote procedure call (RPC) bind command Fredrik Noring 2019-09-01 15:58 ` [PATCH 056/120] MIPS: PS2: SIF: Respond to RPC bind end command Fredrik Noring 2019-09-01 15:59 ` [PATCH 057/120] MIPS: PS2: SIF: Reset the SIF0 (sub-to-main) DMA controller Fredrik Noring 2019-09-01 15:59 ` [PATCH 058/120] MIPS: PS2: SIF: Handle SIF0 (sub-to-main) RPCs via interrupts Fredrik Noring 2019-09-01 15:59 ` [PATCH 059/120] MIPS: PS2: SIF: Enable the IOP to issue SIF commands Fredrik Noring 2019-09-01 16:00 ` [PATCH 060/120] MIPS: PS2: SIF: Enable the IOP to issue SIF RPCs Fredrik Noring 2019-09-01 16:01 ` [PATCH 061/120] MIPS: PS2: SIF: sif_rpc_bind() to request an RPC server connection Fredrik Noring 2019-09-01 16:02 ` [PATCH 062/120] MIPS: PS2: SIF: sif_rpc_unbind() to release " Fredrik Noring 2019-09-01 16:02 ` [PATCH 063/120] MIPS: PS2: SIF: sif_rpc() to issue a remote procedure call Fredrik Noring 2019-09-01 16:03 ` [PATCH 064/120] MIPS: PS2: IOP: Permit /dev/mem to access IOP memory Fredrik Noring 2019-09-01 16:03 ` [PATCH 065/120] MIPS: PS2: IOP: I/O processor memory support Fredrik Noring 2019-09-01 16:10 ` [PATCH 066/120] FIXME: Export _dma_cache_{wback,wback_inv,inv} Fredrik Noring 2019-09-01 16:10 ` [PATCH 067/120] MIPS: PS2: IOP: Module linking support Fredrik Noring 2019-09-01 16:11 ` [PATCH 068/120] MIPS: PS2: IOP: Verify that modules are IRX objects Fredrik Noring 2019-09-01 16:11 ` [PATCH 069/120] MIPS: PS2: IOP: Module version compatibility verification Fredrik Noring 2019-09-01 16:11 ` [PATCH 070/120] MIPS: PS2: IOP: Avoid linking already linked library modules Fredrik Noring 2019-09-01 16:12 ` [PATCH 071/120] MIPS: PS2: IOP: Resolve module dependencies Fredrik Noring 2019-09-01 16:12 ` [PATCH 072/120] MIPS: PS2: IOP: SIF printk command support Fredrik Noring 2019-09-01 17:44 ` Sergei Shtylyov 2019-09-01 18:08 ` Fredrik Noring 2019-09-01 16:16 ` [PATCH 073/120] MIPS: PS2: IOP: Heap memory allocate and free Fredrik Noring 2019-09-01 16:16 ` [PATCH 074/120] MIPS: PS2: SIF: Request RPC IRQ command Fredrik Noring 2019-09-01 16:17 ` [PATCH 075/120] MIPS: PS2: IOP: IRQ support Fredrik Noring 2019-09-01 16:17 ` [PATCH 076/120] MIPS: PS2: GS: Define privileged Graphics Synthesizer registers Fredrik Noring 2019-09-01 16:18 ` Fredrik Noring [this message] 2019-09-01 16:18 ` [PATCH 078/120] MIPS: PS2: GS: Read privileged registers Fredrik Noring 2019-09-01 16:18 ` [PATCH 079/120] MIPS: PS2: GS: Define privileged register structures Fredrik Noring 2019-09-01 16:19 ` [PATCH 080/120] MIPS: PS2: GS: Define gs_xorq_imr() Fredrik Noring 2019-09-01 16:20 ` [PATCH 081/120] MIPS: PS2: GS: Privileged register write macros with named fields Fredrik Noring 2019-09-01 16:20 ` [PATCH 082/120] MIPS: PS2: GS: IRQ support Fredrik Noring 2019-09-01 16:21 ` [PATCH 083/120] MIPS: PS2: GS: Define Graphics Synthesizer primitive structures Fredrik Noring 2019-09-01 16:21 ` [PATCH 084/120] MIPS: PS2: GIF: Define Graphics Synthesizer interface structures Fredrik Noring 2019-09-01 16:22 ` [PATCH 085/120] MIPS: PS2: GIF: Graphics Synthesizer interface support Fredrik Noring 2019-09-01 16:22 ` [PATCH 086/120] MIPS: PS2: GS: Graphics Synthesizer device init and video clock Fredrik Noring 2019-09-01 16:23 ` [PATCH 087/120] MIPS: PS2: GS: Compute block count and indices Fredrik Noring 2019-09-01 16:23 ` [PATCH 088/120] MIPS: PS2: GS: Primitive and texel coordinate transformations Fredrik Noring 2019-09-01 16:23 ` [PATCH 089/120] MIPS: PS2: GS: Approximate video region with ROM region Fredrik Noring 2019-09-01 16:24 ` [PATCH 090/120] macro: Extend COUNT_ARGS() from 12 to 32 arguments Fredrik Noring 2019-09-01 16:25 ` [PATCH 091/120] MIPS: PS2: GS: Show privileged registers with sysfs Fredrik Noring 2019-09-01 16:25 ` [PATCH 092/120] MIPS: PS2: GS: Store " Fredrik Noring 2019-09-01 16:25 ` [PATCH 093/120] fbdev: Add fb_warn_once() variant that only prints a warning once Fredrik Noring 2019-09-01 23:12 ` Philippe Mathieu-Daudé 2019-09-01 16:26 ` [PATCH 094/120] MIPS: PS2: FB: Frame buffer driver for the PlayStation 2 Fredrik Noring 2019-09-02 1:12 ` Jiaxun Yang 2019-09-02 14:40 ` Fredrik Noring 2019-09-02 17:47 ` Aaro Koskinen 2019-09-03 14:32 ` Fredrik Noring 2019-09-03 4:01 ` Jiaxun Yang 2019-09-03 17:42 ` Fredrik Noring 2019-09-03 17:59 ` Maciej W. Rozycki 2019-09-03 18:46 ` Fredrik Noring 2020-12-13 13:20 ` Fredrik Noring 2019-09-01 16:30 ` [PATCH 095/120] MIPS: PS2: FB: fb_set_par() standard-definition television support Fredrik Noring 2019-09-01 16:30 ` [PATCH 096/120] MIPS: PS2: FB: fb_set_par() high-definition " Fredrik Noring 2019-09-01 16:31 ` [PATCH 097/120] MIPS: PS2: FB: fb_set_par() VESA computer display mode support Fredrik Noring 2019-09-01 16:31 ` [PATCH 098/120] MIPS: PS2: FB: Preconfigure standard PAL, NTSC and VESA display modes Fredrik Noring 2019-09-01 16:31 ` [PATCH 099/120] MIPS: PS2: FB: Reset the Graphics Synthesizer drawing environment Fredrik Noring 2019-09-01 16:32 ` [PATCH 100/120] MIPS: PS2: FB: Clear the display buffer when changing video modes Fredrik Noring 2019-09-01 16:32 ` [PATCH 101/120] MIPS: PS2: FB: fb_setcolreg() 256 colour pseudo palette support Fredrik Noring 2019-09-01 16:32 ` [PATCH 102/120] MIPS: PS2: FB: fb_settile() with font stored as palette indexed textures Fredrik Noring 2019-09-01 16:32 ` [PATCH 103/120] MIPS: PS2: FB: Hardware accelerated fb_tilecopy() support Fredrik Noring 2019-09-01 16:33 ` [PATCH 104/120] MIPS: PS2: FB: Hardware accelerated fb_tilefill() support Fredrik Noring 2019-09-01 16:33 ` [PATCH 105/120] MIPS: PS2: FB: Simplified fb_tileblit() support Fredrik Noring 2019-09-01 16:33 ` [PATCH 106/120] MIPS: PS2: FB: fb_tilecursor() placeholder Fredrik Noring 2019-09-01 16:33 ` [PATCH 107/120] MIPS: PS2: FB: Hardware accelerated fb_pan_display() support Fredrik Noring 2019-09-01 16:34 ` [PATCH 108/120] MIPS: PS2: FB: fb_blank() display power management signaling (DPMS) Fredrik Noring 2019-09-01 16:34 ` [PATCH 109/120] MIPS: PS2: FB: Disable GIF DMA completion interrupts Fredrik Noring 2019-09-01 16:34 ` [PATCH 110/120] MIPS: PS2: FB: PAL and NTSC grayscale support Fredrik Noring 2019-09-01 16:34 ` [PATCH 111/120] MIPS: PS2: FB: Analogue display mode adjustment module parameter Fredrik Noring 2019-09-01 16:35 ` [PATCH 112/120] USB: OHCI: Support for the PlayStation 2 Fredrik Noring 2019-09-01 16:35 ` [PATCH 113/120] USB: OHCI: OHCI_INTR_MIE workaround for freeze on " Fredrik Noring 2019-09-01 16:35 ` [PATCH 114/120] MIPS: PS2: Workaround for unexpected uLaunchELF CP0 Status user mode Fredrik Noring 2019-09-01 16:35 ` [PATCH 115/120] MIPS: PS2: Define initial PlayStation 2 devices Fredrik Noring 2019-09-01 16:35 ` [PATCH 116/120] MIPS: PS2: Define workarounds related to the PlayStation 2 Fredrik Noring 2019-09-01 16:36 ` [PATCH 117/120] MIPS: PS2: Define R5900 feature overrides Fredrik Noring 2019-09-01 16:36 ` [PATCH 118/120] MIPS: PS2: Define the PlayStation 2 platform Fredrik Noring 2019-09-01 16:36 ` [PATCH 119/120] MIPS: PS2: Initial support for the Sony PlayStation 2 Fredrik Noring 2019-09-01 16:37 ` [PATCH 120/120] MIPS: Fix name of BOOT_MEM_ROM_DATA Fredrik Noring 2019-09-01 23:15 ` Philippe Mathieu-Daudé 2019-09-02 1:02 ` Jiaxun Yang 2019-09-02 15:26 ` Fredrik Noring 2019-09-03 3:50 ` Jiaxun Yang 2019-09-03 16:06 ` Fredrik Noring 2019-09-04 14:19 ` [PATCH 000/120] Linux for the PlayStation 2 Paul Burton 2019-09-05 18:32 ` Fredrik Noring
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=758ac4deba96217ee4ec40dc06429951e4d4495c.1567326213.git.noring@nocrew.org \ --to=noring@nocrew.org \ --cc=linux-mips@vger.kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: link
Linux-MIPS Archive on lore.kernel.org Archives are clonable: git clone --mirror https://lore.kernel.org/linux-mips/0 linux-mips/git/0.git # If you have public-inbox 1.1+ installed, you may # initialize and index your mirror using the following commands: public-inbox-init -V2 linux-mips linux-mips/ https://lore.kernel.org/linux-mips \ linux-mips@vger.kernel.org public-inbox-index linux-mips Example config snippet for mirrors Newsgroup available over NNTP: nntp://nntp.lore.kernel.org/org.kernel.vger.linux-mips AGPL code for this site: git clone https://public-inbox.org/public-inbox.git