From: Marc Zyngier <maz@kernel.org> To: Jiaxun Yang <jiaxun.yang@flygoat.com>, linux-mips@vger.kernel.org Cc: chenhc@lemote.com, paul.burton@mips.com, tglx@linutronix.de, jason@lakedaemon.net, linux-kernel@vger.kernel.org, robh+dt@kernel.org, mark.rutland@arm.co, devicetree@vger.kernel.org Subject: Re: [PATCH 06/13] irqchip: Add driver for Loongson-3 HyperTransport interrupt controller Date: Tue, 27 Aug 2019 13:53:53 +0100 Message-ID: <f0cd7cbe-ee78-1e7a-0e97-4599ef0cae38@kernel.org> (raw) In-Reply-To: <20190827085302.5197-7-jiaxun.yang@flygoat.com> On 27/08/2019 09:52, Jiaxun Yang wrote: > This controller appeared on Loongson-3 family of chips to receive interrupts > from PCH chip. > > Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com> > --- > drivers/irqchip/Kconfig | 8 ++ > drivers/irqchip/Makefile | 1 + > drivers/irqchip/irq-ls3-htintc.c | 145 +++++++++++++++++++++++++++++++ > 3 files changed, 154 insertions(+) > create mode 100644 drivers/irqchip/irq-ls3-htintc.c > > diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig > index 8d9eac5fd4a7..b3ce0f3e43ae 100644 > --- a/drivers/irqchip/Kconfig > +++ b/drivers/irqchip/Kconfig > @@ -480,6 +480,14 @@ config LS3_IOINTC > help > Support for the Loongson-3 I/O Interrupt Controller. > > +config LS3_HTINTC > + bool "Loongson3 HyperTransport Interrupt Controller" > + depends on MACH_LOONGSON64 > + default y > + select IRQ_DOMAIN > + select GENERIC_IRQ_CHIP > + help > + Support for the Loongson-3 HyperTransport Interrupt Controller. > endmenu > > config SIFIVE_PLIC > diff --git a/drivers/irqchip/Makefile b/drivers/irqchip/Makefile > index 49ecb8d38138..0fda94c319e9 100644 > --- a/drivers/irqchip/Makefile > +++ b/drivers/irqchip/Makefile > @@ -103,3 +103,4 @@ obj-$(CONFIG_LS1X_IRQ) += irq-ls1x.o > obj-$(CONFIG_TI_SCI_INTR_IRQCHIP) += irq-ti-sci-intr.o > obj-$(CONFIG_TI_SCI_INTA_IRQCHIP) += irq-ti-sci-inta.o > obj-$(CONFIG_LS3_IOINTC) += irq-ls3-iointc.o > +obj-$(CONFIG_LS3_HTINTC) += irq-ls3-htintc.o > diff --git a/drivers/irqchip/irq-ls3-htintc.c b/drivers/irqchip/irq-ls3-htintc.c > new file mode 100644 > index 000000000000..c53bbb0bd78c > --- /dev/null > +++ b/drivers/irqchip/irq-ls3-htintc.c > @@ -0,0 +1,145 @@ > +// SPDX-License-Identifier: GPL-2.0 > +/* > + * Copyright (C) 2019, Jiaxun Yang <jiaxun.yang@flygoat.com> > + * Loongson-3 HyperTransport IRQ support > + */ > + > +#include <linux/errno.h> > +#include <linux/init.h> > +#include <linux/types.h> > +#include <linux/interrupt.h> > +#include <linux/ioport.h> > +#include <linux/irqchip.h> > +#include <linux/of_address.h> > +#include <linux/of_irq.h> > +#include <linux/io.h> > +#include <linux/irqchip/chained_irq.h> > + > +#define HTINTC_NUM_GC 4 > +#define HTINTC_GC_SIZE 0x4 > +#define HTINTC_NUM_HANDLER 4 > +#define HTINTC_HANDLER_SIZE 0x8 > +#define HTINTC_HANDLER_IRQ 64 > + > +#define HTINTC_VECTOR_OFFSET 0x0 > +#define HTINTC_EN_OFFSET 0x20 > + > +struct htintc_handler_priv { > + struct irq_domain *domain; > + void __iomem *handler_base; > +}; > + > +static void htintc_chained_handle_irq(struct irq_desc *desc) > +{ > + struct htintc_handler_priv *priv = irq_desc_get_handler_data(desc); > + struct irq_chip *chip = irq_desc_get_chip(desc); > + int i; > + bool handled; > + > + chained_irq_enter(chip, desc); > + > + for (i = 0; i < HTINTC_NUM_GC; i++) { > + uint32_t irqs = readl(priv->handler_base + HTINTC_GC_SIZE * i); > + > + while (irqs) { > + int bit = __ffs(irqs); > + > + generic_handle_irq(irq_find_mapping(priv->domain, bit + 32 * i)); > + irqs &= ~BIT(bit); > + handled = true; > + } > + } > + > + if (!handled) Uninitialized variable. I'm pretty sure your compiler warns about that. > + spurious_interrupt(); > + > + chained_irq_exit(chip, desc); > +} > + > +int __init ls3_htintc_of_init(struct device_node *node, > + struct device_node *parent) > +{ > + struct irq_chip_generic *gc; > + struct irq_chip_type *ct; > + struct htintc_handler_priv *priv; > + struct irq_domain *domain; > + void __iomem *base; > + int parent_irq[HTINTC_NUM_HANDLER], err = 0; > + int i; > + > + Spurious empty line. > + priv = kzalloc(sizeof(*priv), GFP_KERNEL); > + if (!priv) > + return -ENOMEM; > + > + base = of_iomap(node, 0); > + if (!base) { > + err = -ENODEV; > + goto out_free_priv; > + } > + > + for (i = 0; i < HTINTC_NUM_HANDLER; i++) { > + parent_irq[i] = irq_of_parse_and_map(node, i); > + if (!parent_irq[i]) { > + pr_err("ls3-htintc: unable to get parent irq %d\n", i); > + err = -ENODEV; > + goto out_iounmap; > + } > + } > + /* Set up an IRQ domain */ > + domain = irq_domain_add_linear(node, 32 * HTINTC_NUM_GC, > + &irq_generic_chip_ops, NULL); Please align the second line on the opening bracket from the previous line. > + if (!domain) { > + pr_err("ls3-htintc: cannot add IRQ domain\n"); > + err = -ENOMEM; > + goto out_iounmap; > + } > + > + for (i = 0; i < HTINTC_NUM_HANDLER; i++) { > + /* Mask all interrupts */ > + writeq(0x0, base + HTINTC_EN_OFFSET + HTINTC_HANDLER_SIZE * i); > + } > + > + err = irq_alloc_domain_generic_chips(domain, 32, 1, > + node->full_name, handle_fasteoi_irq, handle_fast_eoi? Where is your irq_eoi callback? That looks wrong given that you're using a mask/ack/unmask sequence. > + IRQ_NOPROBE, 0, IRQ_GC_INIT_MASK_CACHE); > + if (err) { > + pr_err("ls3-htintc: unable to register IRQ domain\n"); > + err = -ENOMEM; > + goto out_free_domain; > + } > + > + for (i = 0; i < HTINTC_NUM_GC; i++) { > + gc = irq_get_domain_generic_chip(domain, i * 32); > + gc->reg_base = base + HTINTC_GC_SIZE * i; > + gc->domain = domain; > + > + ct = gc->chip_types; > + ct->regs.mask = HTINTC_EN_OFFSET; > + ct->regs.ack = HTINTC_VECTOR_OFFSET; > + ct->chip.irq_unmask = irq_gc_mask_set_bit; > + ct->chip.irq_mask = irq_gc_mask_clr_bit; > + ct->chip.irq_ack = irq_gc_ack_set_bit; > + } > + > + priv->domain = domain; > + priv->handler_base = base + HTINTC_VECTOR_OFFSET; > + > + for (i = 0; i < HTINTC_NUM_HANDLER; i++) { > + irq_set_chained_handler_and_data(parent_irq[i], > + htintc_chained_handle_irq, priv); > + } > + > + return 0; > + > +out_free_domain: > + irq_domain_remove(domain); > +out_iounmap: > + iounmap(base); > +out_free_priv: > + kfree(priv); > + > + return err; > +} > + > +IRQCHIP_DECLARE(ls3_htintc, "loongson,ls3-htintc", ls3_htintc_of_init); > M. -- Jazz is not dead, it just smells funny...
next prev parent reply index Thread overview: 175+ messages / expand[flat|nested] mbox.gz Atom feed top 2019-08-27 8:52 [PATCH 00/13] Modernize Loongson64 Machine Jiaxun Yang 2019-08-27 8:52 ` [PATCH 01/13] MIPS: Loongson64: Rename CPU TYPES Jiaxun Yang 2019-08-27 8:52 ` [PATCH 02/13] MIPS: Loongson64: Sepreate loongson2ef/loongson64 code Jiaxun Yang 2019-08-27 22:05 ` Aaro Koskinen 2019-08-28 0:37 ` Jiaxun Yang 2019-09-02 17:51 ` Aaro Koskinen 2019-08-27 8:52 ` [PATCH 03/13] MAINTAINERS: Fix entries for new loongson64 path Jiaxun Yang 2019-08-27 8:52 ` [PATCH 04/13] irqchip: Add driver for Loongson-3 I/O interrupt controller Jiaxun Yang 2019-08-27 16:45 ` Marc Zyngier 2019-08-28 0:27 ` Jiaxun Yang 2019-08-28 6:59 ` Marc Zyngier 2019-08-28 15:31 ` Jiaxun Yang 2019-08-28 16:02 ` Marc Zyngier 2019-08-27 8:52 ` [PATCH 05/13] dt-bindings: interrupt-controller: Add Loongson-3 IOINTC Jiaxun Yang 2019-08-27 13:08 ` Rob Herring 2019-08-27 8:52 ` [PATCH 06/13] irqchip: Add driver for Loongson-3 HyperTransport interrupt controller Jiaxun Yang 2019-08-27 12:53 ` Marc Zyngier [this message] 2019-08-27 8:52 ` [PATCH 07/13] dt-bindings: interrupt-controller: Add Loongson-3 HTINTC Jiaxun Yang 2019-08-27 12:49 ` Rob Herring 2019-08-27 14:08 ` Jiaxun Yang 2019-08-27 8:52 ` [PATCH 08/13] irqchip: i8259: Add plat-poll support Jiaxun Yang 2019-08-27 8:52 ` [PATCH 09/13] irqchip: mips-cpu: Convert to simple domain Jiaxun Yang 2019-08-27 8:52 ` [PATCH 10/13] MIPS: Loongson64: Drop legacy IRQ code Jiaxun Yang 2019-08-27 8:53 ` [PATCH 11/13] dt-bindings: mips: Add loongson cpus & boards Jiaxun Yang 2019-08-27 12:45 ` Rob Herring 2019-08-27 14:18 ` Jiaxun Yang 2019-08-27 20:41 ` Paul Burton 2019-08-28 0:15 ` Jiaxun Yang 2019-09-02 14:50 ` Rob Herring 2019-09-03 9:07 ` Paul Burton 2019-09-04 3:33 ` Huacai Chen 2019-08-27 8:53 ` [PATCH 12/13] MIPS: Loongson64: Add generic dts Jiaxun Yang 2019-08-27 8:53 ` [PATCH 13/13] MIPS: Loongson64: Load built-in dtbs Jiaxun Yang 2019-08-27 13:25 ` Re:[PATCH 00/13] Modernize Loongson64 Machine 陈华才 2019-08-27 14:39 ` [PATCH " Jiaxun Yang 2019-08-30 4:25 ` [PATCH v1 00/18] " Jiaxun Yang 2019-08-30 4:25 ` [PATCH v1 01/18] MIPS: Loongson64: Rename CPU TYPES Jiaxun Yang 2019-08-30 4:25 ` [PATCH v1 02/18] MIPS: Loongson64: separate loongson2ef/loongson64 code Jiaxun Yang 2019-08-30 4:25 ` [PATCH v1 03/18] MAINTAINERS: Fix entries for new loongson64 path Jiaxun Yang 2019-08-30 4:25 ` [PATCH v1 04/18] irqchip: Export generic chip domain map/unmap functions Jiaxun Yang 2019-08-30 4:25 ` [PATCH v1 05/18] irqchip: Add driver for Loongson-3 I/O interrupt controller Jiaxun Yang 2019-08-30 4:25 ` [PATCH v1 06/18] dt-bindings: interrupt-controller: Add Loongson-3 IOINTC Jiaxun Yang 2019-09-05 14:42 ` [PATCH v2 00/19] Modernize Loongson64 Machine Jiaxun Yang 2019-09-05 14:42 ` [PATCH v2 01/19] MIPS: Loongson64: Rename CPU TYPES Jiaxun Yang 2019-09-05 14:42 ` [PATCH v2 02/19] MIPS: Loongson64: separate loongson2ef/loongson64 code Jiaxun Yang 2019-09-10 0:12 ` Paul Burton 2019-09-16 2:23 ` Huacai Chen 2019-09-18 0:38 ` Jiaxun Yang 2019-09-05 14:43 ` [PATCH v2 03/19] MAINTAINERS: Fix entries for new loongson64 path Jiaxun Yang 2019-09-05 14:43 ` [PATCH v2 04/19] irqchip: Export generic chip domain map/unmap functions Jiaxun Yang 2019-09-05 14:43 ` [PATCH v2 05/19] irqchip: Add driver for Loongson-3 I/O interrupt controller Jiaxun Yang 2019-09-05 14:43 ` [PATCH v2 06/19] dt-bindings: interrupt-controller: Add Loongson-3 IOINTC Jiaxun Yang 2019-09-17 21:26 ` Rob Herring 2019-09-05 14:43 ` [PATCH v2 07/19] irqchip: Add driver for Loongson-3 HyperTransport interrupt controller Jiaxun Yang 2019-09-05 14:43 ` [PATCH v2 08/19] dt-bindings: interrupt-controller: Add Loongson-3 HTINTC Jiaxun Yang 2019-09-05 14:43 ` [PATCH v2 09/19] irqchip: i8259: Add plat-poll support Jiaxun Yang 2019-09-05 14:43 ` [PATCH v2 10/19] irqchip: mips-cpu: Convert to simple domain Jiaxun Yang 2019-09-05 14:43 ` [PATCH v2 11/19] MIPS: Loongson64: Drop legacy IRQ code Jiaxun Yang 2019-09-05 14:43 ` [PATCH v2 12/19] dt-bindings: mips: Add loongson boards Jiaxun Yang 2019-09-30 13:23 ` Rob Herring 2019-09-05 14:43 ` [PATCH v2 13/19] dt-bindings: Document loongson vendor-prefix Jiaxun Yang 2019-09-05 14:43 ` [PATCH v2 14/19] MIPS: Loongson64: Add generic dts Jiaxun Yang 2019-09-07 2:53 ` Huacai Chen 2019-09-07 3:14 ` Jiaxun Yang 2019-09-30 13:20 ` Rob Herring 2019-09-05 14:43 ` [PATCH v2 15/19] MIPS: Loongson64: Load built-in dtbs Jiaxun Yang 2019-09-05 14:43 ` [PATCH v2 16/19] GPIO: loongson: Drop Loongson-3A/3B support Jiaxun Yang 2019-09-05 14:43 ` [PATCH v2 17/19] MIPS: Loongson: Regenerate defconfigs Jiaxun Yang 2019-09-05 14:43 ` [PATCH v2 18/19] MAINTAINERS: Add new pathes to LOONGSON64 ARCHITECTURE Jiaxun Yang 2019-09-05 14:43 ` [PATCH v2 19/19] MAINTAINERS: Add myself as maintainer of LOONGSON64 Jiaxun Yang 2019-09-07 3:13 ` [PATCH v2 00/19] Modernize Loongson64 Machine Huacai Chen 2019-09-12 6:30 ` [PATCH 00/13] " Matt Turner 2019-09-18 0:33 ` Jiaxun Yang 2020-01-12 8:14 ` [PATCH v3 00/10] " Jiaxun Yang 2020-01-12 8:14 ` [PATCH v3 01/10] dt-bindings: Document loongson vendor-prefix Jiaxun Yang 2020-01-15 18:59 ` Paul Burton 2020-01-12 8:14 ` [PATCH v3 02/10] irqchip: Add driver for Loongson I/O interrupt controller Jiaxun Yang 2020-01-12 8:14 ` [PATCH v3 03/10] dt-bindings: interrupt-controller: Add Loongson IOINTC Jiaxun Yang 2020-01-13 3:44 ` Huacai Chen 2020-01-13 3:40 ` Jiaxun Yang 2020-01-12 8:14 ` [PATCH v3 04/10] irqchip: Add driver for Loongson-3 HyperTransport PIC controller Jiaxun Yang 2020-01-12 8:14 ` [PATCH v3 05/10] dt-bindings: interrupt-controller: Add Loongson-3 HTPIC Jiaxun Yang 2020-01-12 8:14 ` [PATCH v3 06/10] irqchip: mips-cpu: Convert to simple domain Jiaxun Yang 2020-01-12 8:14 ` [PATCH v3 07/10] MIPS: Loongson64: Drop legacy IRQ code Jiaxun Yang 2020-01-12 8:14 ` [PATCH v3 08/10] dt-bindings: mips: Add loongson boards Jiaxun Yang 2020-01-13 3:39 ` Huacai Chen 2020-01-12 8:14 ` [PATCH v3 09/10] MIPS: Loongson64: Add generic dts Jiaxun Yang 2020-01-12 8:14 ` [PATCH v3 10/10] MIPS: Loongson64: Load built-in dtbs Jiaxun Yang 2020-01-13 3:38 ` [PATCH v3 00/10] Modernize Loongson64 Machine Huacai Chen 2020-02-21 5:09 ` [PATCH v4 00/10] Modernize Loongson64 Machine v4 Jiaxun Yang 2020-02-21 5:09 ` [PATCH v4 01/10] irqchip: Add driver for Loongson I/O Local Interrupt Controller Jiaxun Yang 2020-02-29 2:30 ` 回复:[PATCH " Jiaxun Yang 2020-03-07 14:50 ` [PATCH " Marc Zyngier 2020-02-21 5:09 ` [PATCH v4 02/10] dt-bindings: interrupt-controller: Add Loongson LIOINTC Jiaxun Yang 2020-02-21 5:09 ` [PATCH v4 03/10] irqchip: Add driver for Loongson-3 HyperTransport PIC controller Jiaxun Yang 2020-03-07 15:01 ` Marc Zyngier 2020-02-21 5:09 ` [PATCH v4 04/10] dt-bindings: interrupt-controller: Add Loongson-3 HTPIC Jiaxun Yang 2020-02-21 5:09 ` [PATCH v4 05/10] irqchip: mips-cpu: Convert to simple domain Jiaxun Yang 2020-02-21 5:09 ` [PATCH v4 06/10] MIPS: Loongson64: Drop legacy IRQ code Jiaxun Yang 2020-02-21 5:09 ` [PATCH v4 07/10] dt-bindings: mips: Add loongson boards Jiaxun Yang 2020-02-26 16:52 ` Rob Herring 2020-02-29 2:28 ` Jiaxun Yang 2020-02-21 5:09 ` [PATCH v4 08/10] MIPS: Loongson64: Add generic dts Jiaxun Yang 2020-02-21 5:09 ` [PATCH v4 09/10] MIPS: Loongson64: Load built-in dtbs Jiaxun Yang 2020-02-21 5:09 ` [PATCH v4 10/10] MIPS: Loongson64: Move MIPS_CPU_IRQ_BASE Jiaxun Yang 2020-03-18 6:20 ` [PATCH v5 00/11] Modernize Loongson64 Machine v5 Jiaxun Yang 2020-03-18 6:20 ` [PATCH v5 01/11] irqchip: Add driver for Loongson I/O Local Interrupt Controller Jiaxun Yang 2020-03-18 6:20 ` [PATCH v5 02/11] irqchip: loongson-liointc: Workaround LPC IRQ Errata Jiaxun Yang 2020-03-18 6:20 ` [PATCH v5 03/11] dt-bindings: interrupt-controller: Add Loongson LIOINTC Jiaxun Yang 2020-03-18 6:20 ` [PATCH v5 04/11] irqchip: Add driver for Loongson-3 HyperTransport PIC controller Jiaxun Yang 2020-03-21 14:14 ` Marc Zyngier 2020-03-18 6:20 ` [PATCH v5 05/11] dt-bindings: interrupt-controller: Add Loongson-3 HTPIC Jiaxun Yang 2020-03-18 6:20 ` [PATCH v5 06/11] irqchip: mips-cpu: Convert to simple domain Jiaxun Yang 2020-03-18 6:20 ` [PATCH v5 07/11] MIPS: Loongson64: Drop legacy IRQ code Jiaxun Yang 2020-03-18 6:20 ` [PATCH v5 08/11] dt-bindings: mips: Add loongson boards Jiaxun Yang 2020-03-20 22:36 ` Rob Herring 2020-03-22 5:33 ` Zhou Yanjie 2020-03-18 6:20 ` [PATCH v5 09/11] MIPS: Loongson64: Add generic dts Jiaxun Yang 2020-03-18 6:20 ` [PATCH v5 10/11] MIPS: Loongson64: Load built-in dtbs Jiaxun Yang 2020-03-18 6:20 ` [PATCH v5 11/11] MIPS: Loongson64: Move MIPS_CPU_IRQ_BASE Jiaxun Yang 2020-03-24 15:35 ` [PATCH v6 00/11] Modernize Loongson64 Machine v6 Jiaxun Yang 2020-03-24 15:35 ` [PATCH v6 01/11] irqchip: Add driver for Loongson I/O Local Interrupt Controller Jiaxun Yang 2020-03-24 15:35 ` [PATCH v6 02/11] irqchip: loongson-liointc: Workaround LPC IRQ Errata Jiaxun Yang 2020-03-25 1:52 ` Huacai Chen 2020-03-25 2:31 ` Jiaxun Yang 2020-03-24 15:36 ` [PATCH v6 03/11] dt-bindings: interrupt-controller: Add Loongson LIOINTC Jiaxun Yang 2020-03-24 15:36 ` [PATCH v6 04/11] irqchip: Add driver for Loongson-3 HyperTransport PIC controller Jiaxun Yang 2020-03-24 15:36 ` [PATCH v6 05/11] dt-bindings: interrupt-controller: Add Loongson-3 HTPIC Jiaxun Yang 2020-03-24 15:36 ` [PATCH v6 06/11] irqchip: mips-cpu: Convert to simple domain Jiaxun Yang 2020-03-24 15:36 ` [PATCH v6 07/11] MIPS: Loongson64: Drop legacy IRQ code Jiaxun Yang 2020-03-24 15:36 ` [PATCH v6 08/11] dt-bindings: mips: Add loongson boards Jiaxun Yang 2020-03-24 15:36 ` [PATCH v6 09/11] MIPS: Loongson64: Add generic dts Jiaxun Yang 2020-03-25 2:11 ` Huacai Chen 2020-03-25 2:08 ` Jiaxun Yang 2020-03-25 2:49 ` Huacai Chen 2020-03-24 15:36 ` [PATCH v6 10/11] MIPS: Loongson64: Load built-in dtbs Jiaxun Yang 2020-03-24 15:36 ` [PATCH v6 11/11] MIPS: Loongson64: Move MIPS_CPU_IRQ_BASE Jiaxun Yang 2020-03-24 15:47 ` [PATCH v6 00/11] Modernize Loongson64 Machine v6 Marc Zyngier 2020-03-24 15:51 ` Jiaxun Yang 2020-03-24 18:07 ` Thomas Bogendoerfer 2020-03-25 2:28 ` [PATCH v7 00/12] " Jiaxun Yang 2020-03-25 2:28 ` [PATCH v7 01/12] irqchip: Add driver for Loongson I/O Local Interrupt Controller Jiaxun Yang 2020-03-25 11:25 ` Paul Cercueil 2020-03-25 11:35 ` Marc Zyngier 2020-03-25 2:28 ` [PATCH v7 01/12] MIPS: Loongson: Do not initialise statics to 0 Jiaxun Yang 2020-03-25 2:28 ` [PATCH v7 02/12] irqchip: loongson-liointc: Workaround LPC IRQ Errata Jiaxun Yang 2020-03-25 2:28 ` [PATCH v7 02/12] MIPS: DTS: CI20: add DT node for IR sensor Jiaxun Yang 2020-03-25 2:28 ` [PATCH v7 03/12] dt-bindings: interrupt-controller: Add Loongson LIOINTC Jiaxun Yang 2020-03-25 3:54 ` [PATCH v8 00/11] Modernize Loongson64 Machine v8 Jiaxun Yang 2020-03-25 3:54 ` [PATCH v8 01/11] irqchip: Add driver for Loongson I/O Local Interrupt Controller Jiaxun Yang 2020-03-25 3:54 ` [PATCH v8 02/11] irqchip: loongson-liointc: Workaround LPC IRQ Errata Jiaxun Yang 2020-03-25 3:54 ` [PATCH v8 03/11] dt-bindings: interrupt-controller: Add Loongson LIOINTC Jiaxun Yang 2020-03-25 3:54 ` [PATCH v8 04/11] irqchip: Add driver for Loongson-3 HyperTransport PIC controller Jiaxun Yang 2020-03-25 3:54 ` [PATCH v8 05/11] dt-bindings: interrupt-controller: Add Loongson-3 HTPIC Jiaxun Yang 2020-03-25 3:54 ` [PATCH v8 06/11] irqchip: mips-cpu: Convert to simple domain Jiaxun Yang 2020-03-25 12:37 ` Thomas Bogendoerfer 2020-03-25 12:48 ` Jiaxun Yang 2020-03-25 13:00 ` Marc Zyngier 2020-03-25 13:07 ` Jiaxun Yang 2020-03-25 13:57 ` Marc Zyngier 2020-03-25 13:59 ` Jiaxun Yang 2020-03-25 14:15 ` Marc Zyngier 2020-03-25 14:31 ` Jiaxun Yang 2020-03-25 15:02 ` Marc Zyngier 2020-03-25 15:04 ` Thomas Bogendoerfer 2020-03-25 15:09 ` Jiaxun Yang 2020-03-25 15:46 ` Thomas Bogendoerfer 2020-03-25 16:02 ` Jiaxun Yang 2020-03-25 16:31 ` Thomas Bogendoerfer 2020-03-25 3:55 ` [PATCH v8 07/11] MIPS: Loongson64: Drop legacy IRQ code Jiaxun Yang 2020-03-25 3:55 ` [PATCH v8 08/11] dt-bindings: mips: Add loongson boards Jiaxun Yang 2020-03-25 3:55 ` [PATCH v8 09/11] MIPS: Loongson64: Add generic dts Jiaxun Yang 2020-03-25 3:55 ` [PATCH v8 10/11] MIPS: Loongson64: Load built-in dtbs Jiaxun Yang 2020-03-25 3:55 ` [PATCH v8 11/11] MAINTAINERS: Update Loongson64 entry Jiaxun Yang 2020-03-25 17:33 ` [PATCH v8 00/11] Modernize Loongson64 Machine v8 Thomas Bogendoerfer
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=f0cd7cbe-ee78-1e7a-0e97-4599ef0cae38@kernel.org \ --to=maz@kernel.org \ --cc=chenhc@lemote.com \ --cc=devicetree@vger.kernel.org \ --cc=jason@lakedaemon.net \ --cc=jiaxun.yang@flygoat.com \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-mips@vger.kernel.org \ --cc=mark.rutland@arm.co \ --cc=paul.burton@mips.com \ --cc=robh+dt@kernel.org \ --cc=tglx@linutronix.de \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: link
Linux-MIPS Archive on lore.kernel.org Archives are clonable: git clone --mirror https://lore.kernel.org/linux-mips/0 linux-mips/git/0.git # If you have public-inbox 1.1+ installed, you may # initialize and index your mirror using the following commands: public-inbox-init -V2 linux-mips linux-mips/ https://lore.kernel.org/linux-mips \ linux-mips@vger.kernel.org public-inbox-index linux-mips Example config snippet for mirrors Newsgroup available over NNTP: nntp://nntp.lore.kernel.org/org.kernel.vger.linux-mips AGPL code for this site: git clone https://public-inbox.org/public-inbox.git