From: Greg Kurz <groug@kaod.org>
To: "Cédric Le Goater" <clg@kaod.org>
Cc: qemu-ppc@nongnu.org, qemu-devel@nongnu.org,
David Gibson <david@gibson.dropbear.id.au>
Subject: Re: [PATCH 0/9] ppc/pnv: Introduce the XIVE2 and PHB5 controllers for the POWER10 chip
Date: Tue, 19 May 2020 11:40:28 +0200 [thread overview]
Message-ID: <20200519114028.69b11907@bahia.lan> (raw)
In-Reply-To: <20200513151109.453530-1-clg@kaod.org>
On Wed, 13 May 2020 17:11:00 +0200
Cédric Le Goater <clg@kaod.org> wrote:
> Hello,
>
> This series completes the PowerNV POWER10 machine with the XIVE2
> interrupt controller and the PHB5 PCI host bridge controller.
>
> The XIVE2 interrupt controller of the POWER10 processor follows the
> same logic than on POWER9 but the HW interface has been largely
> reviewed. To avoid adding too much complexity in the P9 XIVE models,
> a new XIVE2 core framework is introduced.
>
> The PHB5 and PHB4 controllers are very similar. Not much changes there
> apart from the mapping addresses and ids. There is more to come on
> PHB5 regarding interrupt offload on the interrupt controller, but this
> is for another round.
>
> This series also adds basic OCC and CPU Quad models which are not very
> much exercised by the firmware.
>
> Thanks,
>
> C.
>
This series is huge and it requires great knowledge of the HW, that I don't
have (who does? ;-), to do a real review. I'll stick to find obvious errors
and nits...
> Cédric Le Goater (9):
> ppc/xive: Export PQ get/set routines
> ppc/xive: Export xive_presenter_notify()
> ppc/xive2: Introduce a XIVE2 core framework
> ppc/xive2: Introduce a presenter matching routine
> ppc/pnv: Add a XIVE2 controller to the POWER10 chip.
> ppc/pnv: Add a OCC model for POWER10
> ppc/pnv: Add POWER10 quads
> ppc/pnv: Add model for POWER9 PHB5 PCIe Host bridge
> ppc/psi: Add support for StoreEOI and 64k ESB pages (POWER10)
>
> hw/intc/pnv_xive2_regs.h | 428 +++++++
> include/hw/pci-host/pnv_phb4.h | 11 +
> include/hw/ppc/pnv.h | 30 +
> include/hw/ppc/pnv_occ.h | 2 +
> include/hw/ppc/pnv_xive.h | 71 ++
> include/hw/ppc/pnv_xscom.h | 12 +
> include/hw/ppc/xive.h | 8 +
> include/hw/ppc/xive2.h | 93 ++
> include/hw/ppc/xive2_regs.h | 198 ++++
> hw/intc/pnv_xive2.c | 2026 ++++++++++++++++++++++++++++++++
> hw/intc/spapr_xive_kvm.c | 8 +-
> hw/intc/xive.c | 14 +-
> hw/intc/xive2.c | 756 ++++++++++++
> hw/pci-host/pnv_phb4_pec.c | 44 +
> hw/ppc/pnv.c | 243 +++-
> hw/ppc/pnv_occ.c | 17 +
> hw/ppc/pnv_psi.c | 32 +-
> hw/intc/Makefile.objs | 4 +-
> 18 files changed, 3974 insertions(+), 23 deletions(-)
> create mode 100644 hw/intc/pnv_xive2_regs.h
> create mode 100644 include/hw/ppc/xive2.h
> create mode 100644 include/hw/ppc/xive2_regs.h
> create mode 100644 hw/intc/pnv_xive2.c
> create mode 100644 hw/intc/xive2.c
>
prev parent reply other threads:[~2020-05-19 9:41 UTC|newest]
Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-05-13 15:11 [PATCH 0/9] ppc/pnv: Introduce the XIVE2 and PHB5 controllers for the POWER10 chip Cédric Le Goater
2020-05-13 15:11 ` [PATCH 1/9] ppc/xive: Export PQ get/set routines Cédric Le Goater
2020-05-13 15:11 ` [PATCH 2/9] ppc/xive: Export xive_presenter_notify() Cédric Le Goater
2020-05-19 9:18 ` Greg Kurz
2020-05-13 15:11 ` [PATCH 3/9] ppc/xive2: Introduce a XIVE2 core framework Cédric Le Goater
2020-05-20 16:40 ` Greg Kurz
2020-05-25 11:41 ` Cédric Le Goater
2020-05-13 15:11 ` [PATCH 4/9] ppc/xive2: Introduce a presenter matching routine Cédric Le Goater
2020-05-20 17:17 ` Greg Kurz
2020-05-25 12:11 ` Cédric Le Goater
2020-05-20 17:20 ` Greg Kurz
2020-05-13 15:11 ` [PATCH 5/9] ppc/pnv: Add a XIVE2 controller to the POWER10 chip Cédric Le Goater
2020-05-19 9:48 ` Greg Kurz
2020-05-25 10:12 ` Cédric Le Goater
2020-05-13 15:11 ` [PATCH 6/9] ppc/pnv: Add a OCC model for POWER10 Cédric Le Goater
2020-05-20 14:22 ` Greg Kurz
2020-05-25 11:14 ` Cédric Le Goater
2020-05-13 15:11 ` [PATCH 7/9] ppc/pnv: Add POWER10 quads Cédric Le Goater
2020-05-20 14:44 ` Greg Kurz
2020-05-25 11:27 ` Cédric Le Goater
2020-05-13 15:11 ` [PATCH 8/9] ppc/pnv: Add model for POWER9 PHB5 PCIe Host bridge Cédric Le Goater
2020-05-20 13:46 ` Greg Kurz
2020-05-25 10:13 ` Cédric Le Goater
2020-05-13 15:11 ` [PATCH 9/9] ppc/psi: Add support for StoreEOI and 64k ESB pages (POWER10) Cédric Le Goater
2020-05-19 9:40 ` Greg Kurz [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200519114028.69b11907@bahia.lan \
--to=groug@kaod.org \
--cc=clg@kaod.org \
--cc=david@gibson.dropbear.id.au \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).