QEMU-Devel Archive on lore.kernel.org
 help / color / Atom feed
* [PULL 00/44] mips-next patches for 2020-10-17
@ 2020-10-17 14:01 Philippe Mathieu-Daudé
  2020-10-17 14:02 ` [PULL 01/44] util/cutils: Introduce freq_to_str() to display Hertz units Philippe Mathieu-Daudé
                   ` (44 more replies)
  0 siblings, 45 replies; 46+ messages in thread
From: Philippe Mathieu-Daudé @ 2020-10-17 14:01 UTC (permalink / raw)
  To: qemu-devel
  Cc: Aleksandar Rikalo, Paul Burton, Philippe Mathieu-Daudé,
	Hervé Poussineau, Huacai Chen, Aurelien Jarno

The following changes since commit 7daf8f8d011cdd5d3e86930ed2bde969425c790c:\r
\r
  Merge remote-tracking branch 'remotes/kevin/tags/for-upstream' into staging=\r
 (2020-10-16 17:39:01 +0100)\r
\r
are available in the Git repository at:\r
\r
  https://gitlab.com/philmd/qemu.git tags/mips-next-20201017\r
\r
for you to fetch changes up to 68fa519a6cb455005317bd61f95214b58b2f1e69:\r
\r
  target/mips: Increase number of TLB entries on the 34Kf core (16 -> 64) (20=\r
20-10-17 13:59:40 +0200)\r
\r
----------------------------------------------------------------\r
MIPS patches queue\r
\r
. Fix some comment spelling errors\r
. Demacro some TCG helpers\r
. Add loongson-ext lswc2/lsdc2 group of instructions\r
. Log unimplemented cache opcode\r
. Increase number of TLB entries on the 34Kf core\r
. Allow the CPU to use dynamic frequencies\r
. Calculate the CP0 timer period using the CPU frequency\r
. Set CPU frequency for each machine\r
. Fix Malta FPGA I/O region size\r
. Allow running qtests when ROM is missing\r
. Add record/replay acceptance tests\r
. Update MIPS CPU documentation\r
. MAINTAINERS updates\r
\r
CI jobs results:\r
  https://gitlab.com/philmd/qemu/-/pipelines/203931842\r
  https://travis-ci.org/github/philmd/qemu/builds/736491461\r
  https://cirrus-ci.com/build/6272264062631936\r
  https://app.shippable.com/github/philmd/qemu/runs/886/summary/console\r
----------------------------------------------------------------\r
\r
Aleksandar Markovic (4):\r
  target/mips: Demacro helpers for <ABS|CHS>.<D|S|PS>\r
  target/mips: Demacro helpers for M<ADD|SUB>F.<D|S>\r
  target/mips: Demacro helpers for <MAX|MAXA|MIN|MINA>.<D|S>\r
  MAINTAINERS: Remove myself\r
\r
Eduardo Habkost (1):\r
  hw/mips: Rename TYPE_MIPS_BOSTON to TYPE_BOSTON\r
\r
Huacai Chen (1):\r
  docs/system: Update MIPS CPU documentation\r
\r
Jiaxun Yang (3):\r
  target/mips: Add loongson-ext lswc2 group of instructions (Part 1)\r
  target/mips: Add loongson-ext lswc2 group of instructions (Part 2)\r
  target/mips: Add loongson-ext lsdc2 group of instructions\r
\r
Luc Michel (1):\r
  hw/core/clock: Add the clock_new helper function\r
\r
Pavel Dovgalyuk (2):\r
  hw/mips: Remove exit(1) in case of missing ROM\r
  tests/acceptance: Add MIPS record/replay tests\r
\r
Philippe Mathieu-Daud=C3=A9 (31):\r
  util/cutils: Introduce freq_to_str() to display Hertz units\r
  hw/qdev-clock: Display error hint when clock is missing from device\r
  target/mips/op_helper: Convert multiple if() to switch case\r
  target/mips/op_helper: Document Invalidate/Writeback opcodes as no-op\r
  target/mips/op_helper: Log unimplemented cache opcode\r
  target/mips: Move cpu_mips_get_random() with CP0 helpers\r
  target/mips/cp0_timer: Explicit unit in variable name\r
  target/mips/cp0_timer: Document TIMER_PERIOD origin\r
  target/mips: Move cp0_count_ns to CPUMIPSState\r
  target/mips/cpu: Calculate the CP0 timer period using the CPU\r
    frequency\r
  target/mips/cpu: Make cp0_count_rate a property\r
  target/mips/cpu: Allow the CPU to use dynamic frequencies\r
  target/mips/cpu: Introduce mips_cpu_create_with_clock() helper\r
  hw/mips/r4k: Explicit CPU frequency is 200 MHz\r
  hw/mips/fuloong2e: Set CPU frequency to 533 MHz\r
  hw/mips/mipssim: Correct CPU frequency\r
  hw/mips/jazz: Correct CPU frequencies\r
  hw/mips/cps: Expose input clock and connect it to CPU cores\r
  hw/mips/boston: Set CPU frequency to 1 GHz\r
  hw/mips/malta: Set CPU frequency to 320 MHz\r
  hw/mips/cps: Do not allow use without input clock\r
  target/mips/cpu: Display warning when CPU is used without input clock\r
  hw/mips/malta: Fix FPGA I/O region size\r
  hw/mips/malta: Move gt64120 related code together\r
  hw/mips/malta: Use clearer qdev style\r
  hw/mips: Simplify loading 64-bit ELF kernels\r
  hw/mips: Simplify code using ROUND_UP(INITRD_PAGE_SIZE)\r
  MAINTAINERS: Put myself forward for MIPS target\r
  MAINTAINERS: Downgrade MIPS Boston to 'Odd Fixes', fix Paul Burton\r
    mail\r
  MAINTAINERS: Remove duplicated Malta test entries\r
  target/mips: Increase number of TLB entries on the 34Kf core (16 ->\r
    64)\r
\r
zhaolichang (1):\r
  target/mips: Fix some comment spelling errors\r
\r
 docs/system/cpu-models-mips.rst.inc |  10 +-\r
 include/hw/clock.h                  |  13 +\r
 include/hw/mips/cps.h               |   2 +\r
 include/hw/mips/mips.h              |   4 +-\r
 include/qemu/cutils.h               |  12 +\r
 target/mips/cpu.h                   |  26 ++\r
 target/mips/internal.h              |   4 +-\r
 hw/core/clock.c                     |  15 +\r
 hw/core/qdev-clock.c                |  11 +\r
 hw/mips/boston.c                    |  21 +-\r
 hw/mips/cps.c                       |   9 +\r
 hw/mips/fuloong2e.c                 |  18 +-\r
 hw/mips/jazz.c                      |  23 +-\r
 hw/mips/malta.c                     |  59 ++--\r
 hw/mips/mipssim.c                   |  30 +-\r
 hw/mips/r4k.c                       |  16 +-\r
 target/mips/cp0_helper.c            |  25 ++\r
 target/mips/cp0_timer.c             |  51 +---\r
 target/mips/cpu.c                   |  55 +++-\r
 target/mips/fpu_helper.c            | 220 ++++++++++----\r
 target/mips/op_helper.c             |  27 +-\r
 target/mips/translate.c             | 453 +++++++++++++++++++++++++++-\r
 util/cutils.c                       |  14 +\r
 MAINTAINERS                         |  25 +-\r
 target/mips/translate_init.c.inc    |   4 +-\r
 tests/acceptance/replay_kernel.py   | 167 +++++++++-\r
 26 files changed, 1119 insertions(+), 195 deletions(-)\r
\r
--=20\r
2.26.2\r
\r


^ permalink raw reply	[flat|nested] 46+ messages in thread

end of thread, back to index

Thread overview: 46+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-10-17 14:01 [PULL 00/44] mips-next patches for 2020-10-17 Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 01/44] util/cutils: Introduce freq_to_str() to display Hertz units Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 02/44] hw/qdev-clock: Display error hint when clock is missing from device Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 03/44] hw/core/clock: Add the clock_new helper function Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 04/44] target/mips: Fix some comment spelling errors Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 05/44] target/mips: Demacro helpers for <ABS|CHS>.<D|S|PS> Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 06/44] target/mips: Demacro helpers for M<ADD|SUB>F.<D|S> Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 07/44] target/mips: Demacro helpers for <MAX|MAXA|MIN|MINA>.<D|S> Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 08/44] target/mips: Add loongson-ext lswc2 group of instructions (Part 1) Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 09/44] target/mips: Add loongson-ext lswc2 group of instructions (Part 2) Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 10/44] target/mips: Add loongson-ext lsdc2 group of instructions Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 11/44] target/mips/op_helper: Convert multiple if() to switch case Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 12/44] target/mips/op_helper: Document Invalidate/Writeback opcodes as no-op Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 13/44] target/mips/op_helper: Log unimplemented cache opcode Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 14/44] target/mips: Move cpu_mips_get_random() with CP0 helpers Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 15/44] target/mips/cp0_timer: Explicit unit in variable name Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 16/44] target/mips/cp0_timer: Document TIMER_PERIOD origin Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 17/44] target/mips: Move cp0_count_ns to CPUMIPSState Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 18/44] target/mips/cpu: Calculate the CP0 timer period using the CPU frequency Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 19/44] target/mips/cpu: Make cp0_count_rate a property Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 20/44] target/mips/cpu: Allow the CPU to use dynamic frequencies Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 21/44] target/mips/cpu: Introduce mips_cpu_create_with_clock() helper Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 22/44] hw/mips/r4k: Explicit CPU frequency is 200 MHz Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 23/44] hw/mips/fuloong2e: Set CPU frequency to 533 MHz Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 24/44] hw/mips/mipssim: Correct CPU frequency Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 25/44] hw/mips/jazz: Correct CPU frequencies Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 26/44] hw/mips/cps: Expose input clock and connect it to CPU cores Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 27/44] hw/mips/boston: Set CPU frequency to 1 GHz Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 28/44] hw/mips/malta: Set CPU frequency to 320 MHz Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 29/44] hw/mips/cps: Do not allow use without input clock Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 30/44] target/mips/cpu: Display warning when CPU is used " Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 31/44] hw/mips/malta: Fix FPGA I/O region size Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 32/44] hw/mips/malta: Move gt64120 related code together Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 33/44] hw/mips/malta: Use clearer qdev style Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 34/44] hw/mips: Simplify loading 64-bit ELF kernels Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 35/44] hw/mips: Simplify code using ROUND_UP(INITRD_PAGE_SIZE) Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 36/44] hw/mips: Rename TYPE_MIPS_BOSTON to TYPE_BOSTON Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 37/44] hw/mips: Remove exit(1) in case of missing ROM Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 38/44] tests/acceptance: Add MIPS record/replay tests Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 39/44] docs/system: Update MIPS CPU documentation Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 40/44] MAINTAINERS: Remove myself Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 41/44] MAINTAINERS: Put myself forward for MIPS target Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 42/44] MAINTAINERS: Downgrade MIPS Boston to 'Odd Fixes', fix Paul Burton mail Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 43/44] MAINTAINERS: Remove duplicated Malta test entries Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 44/44] target/mips: Increase number of TLB entries on the 34Kf core (16 -> 64) Philippe Mathieu-Daudé
2020-10-19 10:45 ` [PULL 00/44] mips-next patches for 2020-10-17 Peter Maydell

QEMU-Devel Archive on lore.kernel.org

Archives are clonable:
	git clone --mirror https://lore.kernel.org/qemu-devel/0 qemu-devel/git/0.git
	git clone --mirror https://lore.kernel.org/qemu-devel/1 qemu-devel/git/1.git
	git clone --mirror https://lore.kernel.org/qemu-devel/2 qemu-devel/git/2.git

	# If you have public-inbox 1.1+ installed, you may
	# initialize and index your mirror using the following commands:
	public-inbox-init -V2 qemu-devel qemu-devel/ https://lore.kernel.org/qemu-devel \
		qemu-devel@nongnu.org
	public-inbox-index qemu-devel

Example config snippet for mirrors

Newsgroup available over NNTP:
	nntp://nntp.lore.kernel.org/org.nongnu.qemu-devel


AGPL code for this site: git clone https://public-inbox.org/public-inbox.git