From: Alistair Francis <alistair.francis@wdc.com>
To: qemu-devel@nongnu.org, peter.maydell@linaro.org
Cc: alistair23@gmail.com, Alistair Francis <alistair.francis@wdc.com>
Subject: [PULL 00/12] riscv-to-apply queue
Date: Fri, 23 Oct 2020 08:16:07 -0700 [thread overview]
Message-ID: <20201023151619.3175155-1-alistair.francis@wdc.com> (raw)
The following changes since commit 4c5b97bfd0dd54dc27717ae8d1cd10e14eef1430:
Merge remote-tracking branch 'remotes/kraxel/tags/modules-20201022-pull-request' into staging (2020-10-22 12:33:21 +0100)
are available in the Git repository at:
git@github.com:alistair23/qemu.git tags/pull-riscv-to-apply-20201023
for you to fetch changes up to 51b6c1bbc3dd1b139a9e9b021d87bcfd7d82299e:
hw/misc/sifive_u_otp: Add backend drive support (2020-10-22 12:00:50 -0700)
----------------------------------------------------------------
A collection of RISC-V fixes for the next QEMU release.
This includes:
- Improvements to logging output
- Hypervisor instruction fixups
- The ability to load a noMMU kernel
- SiFive OTP support
----------------------------------------------------------------
Alistair Francis (5):
riscv: Convert interrupt logs to use qemu_log_mask()
hw/riscv: sifive_u: Allow specifying the CPU
hw/riscv: Return the end address of the loaded firmware
hw/riscv: Add a riscv_is_32_bit() function
hw/riscv: Load the kernel after the firmware
Bin Meng (1):
hw/intc: Move sifive_plic.h to the include directory
Georg Kotheimer (3):
target/riscv: Fix update of hstatus.SPVP
target/riscv: Fix update of hstatus.GVA in riscv_cpu_do_interrupt
target/riscv: Fix implementation of HLVX.WU instruction
Green Wan (2):
hw/misc/sifive_u_otp: Add write function and write-once protection
hw/misc/sifive_u_otp: Add backend drive support
Yifei Jiang (1):
target/riscv: raise exception to HS-mode at get_physical_address
{hw => include/hw}/intc/sifive_plic.h | 0
include/hw/misc/sifive_u_otp.h | 5 ++
include/hw/riscv/boot.h | 13 +++--
include/hw/riscv/sifive_u.h | 1 +
target/riscv/cpu.h | 10 ++--
hw/misc/sifive_u_otp.c | 95 ++++++++++++++++++++++++++++++++++-
hw/riscv/boot.c | 56 +++++++++++++++------
hw/riscv/opentitan.c | 3 +-
hw/riscv/sifive_e.c | 3 +-
hw/riscv/sifive_u.c | 28 ++++++++---
hw/riscv/spike.c | 11 ++--
hw/riscv/virt.c | 11 ++--
target/riscv/cpu_helper.c | 50 +++++++++++++-----
target/riscv/op_helper.c | 7 ++-
14 files changed, 238 insertions(+), 55 deletions(-)
rename {hw => include/hw}/intc/sifive_plic.h (100%)
next reply other threads:[~2020-10-23 15:59 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-10-23 15:16 Alistair Francis [this message]
2020-10-23 15:16 ` [PULL 01/12] riscv: Convert interrupt logs to use qemu_log_mask() Alistair Francis
2020-10-23 15:16 ` [PULL 02/12] hw/intc: Move sifive_plic.h to the include directory Alistair Francis
2020-10-23 15:16 ` [PULL 03/12] target/riscv: Fix update of hstatus.SPVP Alistair Francis
2020-10-23 15:16 ` [PULL 04/12] target/riscv: Fix update of hstatus.GVA in riscv_cpu_do_interrupt Alistair Francis
2020-10-23 15:16 ` [PULL 05/12] target/riscv: Fix implementation of HLVX.WU instruction Alistair Francis
2020-10-23 15:16 ` [PULL 06/12] hw/riscv: sifive_u: Allow specifying the CPU Alistair Francis
2020-10-23 15:16 ` [PULL 07/12] hw/riscv: Return the end address of the loaded firmware Alistair Francis
2020-10-23 15:16 ` [PULL 08/12] hw/riscv: Add a riscv_is_32_bit() function Alistair Francis
2020-10-23 15:16 ` [PULL 09/12] hw/riscv: Load the kernel after the firmware Alistair Francis
2020-10-23 15:16 ` [PULL 10/12] target/riscv: raise exception to HS-mode at get_physical_address Alistair Francis
2020-10-23 15:16 ` [PULL 11/12] hw/misc/sifive_u_otp: Add write function and write-once protection Alistair Francis
2020-10-23 15:16 ` [PULL 12/12] hw/misc/sifive_u_otp: Add backend drive support Alistair Francis
2020-11-02 17:49 ` Peter Maydell
2020-11-03 15:41 ` Alistair Francis
2020-11-04 8:19 ` Green Wan
2020-10-26 13:16 ` [PULL 00/12] riscv-to-apply queue Peter Maydell
2021-01-17 21:53 Alistair Francis
2021-01-18 12:03 ` Peter Maydell
2022-09-23 4:06 Alistair Francis
2022-09-26 19:28 ` Stefan Hajnoczi
2022-09-26 20:59 ` Alistair Francis
2022-09-26 21:04 ` Stefan Hajnoczi
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20201023151619.3175155-1-alistair.francis@wdc.com \
--to=alistair.francis@wdc.com \
--cc=alistair23@gmail.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).