From: Alistair Francis <alistair.francis@opensource.wdc.com>
To: qemu-devel@nongnu.org
Cc: alistair23@gmail.com, Alistair Francis <alistair.francis@wdc.com>
Subject: [PULL 00/12] riscv-to-apply queue
Date: Fri, 23 Sep 2022 14:06:52 +1000 [thread overview]
Message-ID: <20220923040704.428285-1-alistair.francis@opensource.wdc.com> (raw)
From: Alistair Francis <alistair.francis@wdc.com>
The following changes since commit 6160d8ff81fb9fba70f5dad88d43ffd0fa44984c:
Merge tag 'edgar/xilinx-next-2022-09-21.for-upstream' of https://github.com/edgarigl/qemu into staging (2022-09-22 13:24:28 -0400)
are available in the Git repository at:
git@github.com:alistair23/qemu.git pull-riscv-to-apply-20220923-2
for you to fetch changes up to a4260684f8e2c8722d1feae0d41d956fc4109007:
hw/riscv/sifive_e: Fix inheritance of SiFiveEState (2022-09-23 09:11:34 +1000)
----------------------------------------------------------------
Second RISC-V PR for QEMU 7.2
* Fixup typos and register addresses for Ibex SPI
* Cleanup the RISC-V virt machine documentation
* Remove the sideleg and sedeleg CSR macros
* Fix the CSR check for cycle{h}, instret{h}, time{h}, hpmcounter3-31{h}
* Remove fixed numbering from GDB xml feature files
* Allow setting the resetvec for the OpenTitan machine
* Check the correct exception cause in vector GDB stub
* Fix inheritance of SiFiveEState
----------------------------------------------------------------
Alex Bennée (1):
docs/system: clean up code escape for riscv virt platform
Alistair Francis (3):
target/riscv: Set the CPU resetvec directly
hw/riscv: opentitan: Fixup resetvec
hw/riscv: opentitan: Expose the resetvec as a SoC property
Andrew Burgess (2):
target/riscv: remove fflags, frm, and fcsr from riscv-*-fpu.xml
target/riscv: remove fixed numbering from GDB xml feature files
Bernhard Beschow (1):
hw/riscv/sifive_e: Fix inheritance of SiFiveEState
Frank Chang (1):
target/riscv: Check the correct exception cause in vector GDB stub
Rahul Pathak (1):
target/riscv: Remove sideleg and sedeleg
Weiwei Li (1):
target/riscv: fix csr check for cycle{h}, instret{h}, time{h}, hpmcounter3-31{h}
Wilfred Mallawa (2):
hw/ssi: ibex_spi: fixup typos in ibex_spi_host
hw/ssi: ibex_spi: update reg addr
docs/system/riscv/virt.rst | 13 +++++++++----
include/hw/riscv/opentitan.h | 2 ++
include/hw/riscv/sifive_e.h | 3 ++-
target/riscv/cpu.h | 3 +--
target/riscv/cpu_bits.h | 2 --
disas/riscv.c | 2 --
hw/riscv/opentitan.c | 8 +++++++-
hw/ssi/ibex_spi_host.c | 8 ++++----
target/riscv/cpu.c | 13 +++----------
target/riscv/csr.c | 13 +++++++++----
target/riscv/gdbstub.c | 36 ++++--------------------------------
target/riscv/machine.c | 6 +++---
gdb-xml/riscv-32bit-cpu.xml | 6 +-----
gdb-xml/riscv-32bit-fpu.xml | 10 +---------
gdb-xml/riscv-64bit-cpu.xml | 6 +-----
gdb-xml/riscv-64bit-fpu.xml | 10 +---------
16 files changed, 48 insertions(+), 93 deletions(-)
next reply other threads:[~2022-09-23 4:11 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-09-23 4:06 Alistair Francis [this message]
2022-09-23 4:06 ` [PULL 01/12] hw/ssi: ibex_spi: fixup typos in ibex_spi_host Alistair Francis
2022-09-23 4:06 ` [PULL 02/12] hw/ssi: ibex_spi: update reg addr Alistair Francis
2022-09-23 4:06 ` [PULL 03/12] docs/system: clean up code escape for riscv virt platform Alistair Francis
2022-09-23 4:06 ` [PULL 04/12] target/riscv: Remove sideleg and sedeleg Alistair Francis
2022-09-23 4:06 ` [PULL 05/12] target/riscv: fix csr check for cycle{h}, instret{h}, time{h}, hpmcounter3-31{h} Alistair Francis
2022-09-23 4:06 ` [PULL 06/12] target/riscv: remove fflags, frm, and fcsr from riscv-*-fpu.xml Alistair Francis
2022-09-23 4:06 ` [PULL 07/12] target/riscv: remove fixed numbering from GDB xml feature files Alistair Francis
2022-09-23 4:07 ` [PULL 08/12] target/riscv: Set the CPU resetvec directly Alistair Francis
2022-09-23 4:07 ` [PULL 09/12] hw/riscv: opentitan: Fixup resetvec Alistair Francis
2022-09-23 4:07 ` [PULL 10/12] hw/riscv: opentitan: Expose the resetvec as a SoC property Alistair Francis
2022-09-23 4:07 ` [PULL 11/12] target/riscv: Check the correct exception cause in vector GDB stub Alistair Francis
2022-09-23 4:07 ` [PULL 12/12] hw/riscv/sifive_e: Fix inheritance of SiFiveEState Alistair Francis
2022-09-26 19:28 ` [PULL 00/12] riscv-to-apply queue Stefan Hajnoczi
2022-09-26 20:59 ` Alistair Francis
2022-09-26 21:04 ` Stefan Hajnoczi
-- strict thread matches above, loose matches on Subject: below --
2021-01-17 21:53 Alistair Francis
2021-01-18 12:03 ` Peter Maydell
2020-10-23 15:16 Alistair Francis
2020-10-26 13:16 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220923040704.428285-1-alistair.francis@opensource.wdc.com \
--to=alistair.francis@opensource.wdc.com \
--cc=alistair.francis@wdc.com \
--cc=alistair23@gmail.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).