From: Peter Maydell <peter.maydell@linaro.org>
To: Jean-Christophe Dubois <jcd@tribudubois.net>
Cc: QEMU Developers <qemu-devel@nongnu.org>,
Peter Crosthwaite <crosthwaite.peter@gmail.com>
Subject: Re: [Qemu-devel] [PATCH v2 7/9] i.MX: Add i.MX6 SOC implementation.
Date: Tue, 16 Feb 2016 15:31:06 +0000 [thread overview]
Message-ID: <CAFEAcA_G1qtjiOmAKGPGdNFADEoj0Fi5vKjjqiQuX3-RVaFEXg@mail.gmail.com> (raw)
In-Reply-To: <4499d69ec1326c07481e9d8178e64b63f9748706.1454967766.git.jcd@tribudubois.net>
On 8 February 2016 at 22:08, Jean-Christophe Dubois <jcd@tribudubois.net> wrote:
> For now we only support the following devices:
> * up to 4 Cortex A9 cores
> * A9 MPCORE (SCU, GIC, TWD)
> * 5 i.MX UARTs
> * 2 EPIT timers
> * 1 GPT timer
> * 3 I2C controllers
> * 7 GPIO controllers
> * 6 SDHC controllers
> * 1 CCM device
> * 1 SRC device
> * various ROM/RAM areas.
>
> Signed-off-by: Jean-Christophe Dubois <jcd@tribudubois.net>
> ---
>
> Changes since V1:
> * use g_strdup_printf/g_free instead of local char array.
> * output a message on exit for unsupported number of cores.
>
> default-configs/arm-softmmu.mak | 1 +
> hw/arm/Makefile.objs | 1 +
> hw/arm/fsl-imx6.c | 407 ++++++++++++++++++++++++++++++++++++
> include/hw/arm/fsl-imx6.h | 447 ++++++++++++++++++++++++++++++++++++++++
> 4 files changed, 856 insertions(+)
> create mode 100644 hw/arm/fsl-imx6.c
> create mode 100644 include/hw/arm/fsl-imx6.h
>
> diff --git a/default-configs/arm-softmmu.mak b/default-configs/arm-softmmu.mak
> index d9b90a5..ba3a380 100644
> --- a/default-configs/arm-softmmu.mak
> +++ b/default-configs/arm-softmmu.mak
> @@ -99,6 +99,7 @@ CONFIG_ALLWINNER_A10_PIT=y
> CONFIG_ALLWINNER_A10_PIC=y
> CONFIG_ALLWINNER_A10=y
>
> +CONFIG_FSL_IMX6=y
> CONFIG_FSL_IMX31=y
> CONFIG_FSL_IMX25=y
>
> diff --git a/hw/arm/Makefile.objs b/hw/arm/Makefile.objs
> index 2195b60..ac383df 100644
> --- a/hw/arm/Makefile.objs
> +++ b/hw/arm/Makefile.objs
> @@ -15,3 +15,4 @@ obj-$(CONFIG_STM32F205_SOC) += stm32f205_soc.o
> obj-$(CONFIG_XLNX_ZYNQMP) += xlnx-zynqmp.o xlnx-ep108.o
> obj-$(CONFIG_FSL_IMX25) += fsl-imx25.o imx25_pdk.o
> obj-$(CONFIG_FSL_IMX31) += fsl-imx31.o kzm.o
> +obj-$(CONFIG_FSL_IMX6) += fsl-imx6.o
> diff --git a/hw/arm/fsl-imx6.c b/hw/arm/fsl-imx6.c
> new file mode 100644
> index 0000000..0faae27
> --- /dev/null
> +++ b/hw/arm/fsl-imx6.c
> @@ -0,0 +1,407 @@
> +/*
> + * Copyright (c) 2015 Jean-Christophe Dubois <jcd@tribudubois.net>
> + *
> + * i.MX6 SOC emulation.
> + *
> + * Based on hw/arm/fsl-imx31.c
> + *
> + * This program is free software; you can redistribute it and/or modify it
> + * under the terms of the GNU General Public License as published by the
> + * Free Software Foundation; either version 2 of the License, or
> + * (at your option) any later version.
> + *
> + * This program is distributed in the hope that it will be useful, but WITHOUT
> + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
> + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
> + * for more details.
> + *
> + * You should have received a copy of the GNU General Public License along
> + * with this program; if not, see <http://www.gnu.org/licenses/>.
> + */
> +
> +#include "hw/arm/fsl-imx6.h"
Include "osdep/qemu.h" first, please (see comments on patch 8).
> +#include "sysemu/sysemu.h"
> +#include "exec/address-spaces.h"
> +#include "hw/boards.h"
> +#include "sysemu/char.h"
> +#include "qemu/error-report.h"
> +static void fsl_imx6_realize(DeviceState *dev, Error **errp)
> +{
> + FslIMX6State *s = FSL_IMX6(dev);
> + uint16_t i;
> + Error *err = NULL;
> +
> + for (i = 0; i < smp_cpus; i++) {
> +
> + if (smp_cpus == 1) {
> + /* On uniprocessor, the CBAR is set to 0 */
> + object_property_set_int(OBJECT(&s->cpu[i]), 0,
> + "reset-cbar", &error_abort);
0 is the default for this property so you don't really need to set this.
> + } else {
> + object_property_set_int(OBJECT(&s->cpu[i]), FSL_IMX6_A9MPCORE_ADDR,
> + "reset-cbar", &error_abort);
> + }
> +
> + /* All CPU but CPU 0 start in power off mode */
> + if (i) {
> + object_property_set_bool(OBJECT(&s->cpu[i]), true,
> + "start-powered-off", &error_abort);
> + }
> +
> + object_property_set_bool(OBJECT(&s->cpu[i]), false,
> + "has_el3", &error_abort);
Do the CPUs in this board really not have EL3 ?
Otherwise this looks OK.
thanks
-- PMM
next prev parent reply other threads:[~2016-02-16 15:31 UTC|newest]
Thread overview: 47+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-02-08 22:08 [Qemu-devel] [PATCH v2 0/9] Add i.MX6 (Single/Dual/Quad) support Jean-Christophe Dubois
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 1/9] i.MX: Allow GPT timer to rollover Jean-Christophe Dubois
2016-02-16 15:19 ` Peter Maydell
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 2/9] i.MX: Rename CCM NOCLK to CLK_NONE for naming consistency Jean-Christophe Dubois
2016-02-16 15:20 ` Peter Maydell
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 3/9] i.MX: Remove CCM useless clock computation handling Jean-Christophe Dubois
2016-02-16 15:20 ` Peter Maydell
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 4/9] i.MX: Add the CLK_IPG_HIGH clock Jean-Christophe Dubois
2016-02-16 15:20 ` Peter Maydell
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 5/9] i.MX: Add i.MX6 CCM and ANALOG device Jean-Christophe Dubois
2016-02-16 15:21 ` Peter Maydell
2016-02-29 17:33 ` Peter Maydell
2016-02-29 20:15 ` Jean-Christophe DUBOIS
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 6/9] i.MX: Add i.MX6 System Reset Controller device Jean-Christophe Dubois
2016-02-16 15:35 ` Peter Maydell
2016-02-27 16:57 ` Jean-Christophe DUBOIS
2016-02-27 17:43 ` Peter Maydell
2016-02-28 12:00 ` Jean-Christophe DUBOIS
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 7/9] i.MX: Add i.MX6 SOC implementation Jean-Christophe Dubois
2016-02-16 15:31 ` Peter Maydell [this message]
2016-02-16 20:49 ` Jean-Christophe DUBOIS
2016-02-16 21:06 ` Peter Maydell
2016-02-16 21:47 ` Jean-Christophe DUBOIS
2016-02-16 21:57 ` Peter Maydell
2016-02-18 20:51 ` Jean-Christophe DUBOIS
2016-02-18 21:46 ` Peter Maydell
2016-02-19 6:32 ` Jean-Christophe DUBOIS
2016-02-19 9:32 ` Peter Maydell
2016-02-19 21:06 ` Jean-Christophe DUBOIS
2016-02-20 10:55 ` Jean-Christophe DUBOIS
2016-02-20 15:30 ` Peter Crosthwaite
2016-02-20 18:03 ` Jean-Christophe DUBOIS
2016-02-21 3:42 ` Peter Crosthwaite
2016-02-21 13:42 ` Jean-Christophe DUBOIS
2016-02-29 17:58 ` Peter Maydell
2016-02-29 20:34 ` Jean-Christophe DUBOIS
2016-02-29 21:14 ` Peter Maydell
2016-02-29 21:32 ` Jean-Christophe DUBOIS
2016-03-01 16:19 ` Peter Maydell
2016-03-01 19:17 ` Jean-Christophe DUBOIS
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 8/9] i.MX: Add sabrelite i.MX6 emulation Jean-Christophe Dubois
2016-02-16 15:25 ` Peter Maydell
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 9/9] i.MX: Add missing descriptions in devices Jean-Christophe Dubois
2016-02-16 15:21 ` Peter Maydell
2016-02-28 20:27 ` [Qemu-devel] [PATCH v2 0/9] Add i.MX6 (Single/Dual/Quad) support Jean-Christophe DUBOIS
2016-03-01 19:18 ` Jean-Christophe DUBOIS
2016-03-01 19:27 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAFEAcA_G1qtjiOmAKGPGdNFADEoj0Fi5vKjjqiQuX3-RVaFEXg@mail.gmail.com \
--to=peter.maydell@linaro.org \
--cc=crosthwaite.peter@gmail.com \
--cc=jcd@tribudubois.net \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).