From: Jean-Christophe DUBOIS <jcd@tribudubois.net>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: QEMU Developers <qemu-devel@nongnu.org>,
Peter Crosthwaite <crosthwaite.peter@gmail.com>
Subject: Re: [Qemu-devel] [PATCH v2 7/9] i.MX: Add i.MX6 SOC implementation.
Date: Tue, 16 Feb 2016 22:47:38 +0100 [thread overview]
Message-ID: <56C398FA.8010204@tribudubois.net> (raw)
In-Reply-To: <CAFEAcA_ddFXYWeGdbWFc91d7PQYRFaa7922cspjfv1esyk6C7Q@mail.gmail.com>
Le 16/02/2016 22:06, Peter Maydell a écrit :
> On 16 February 2016 at 20:49, Jean-Christophe DUBOIS
> <jcd@tribudubois.net> wrote:
>> Le 16/02/2016 16:31, Peter Maydell a écrit :
>>> On 8 February 2016 at 22:08, Jean-Christophe Dubois <jcd@tribudubois.net>
>>> wrote:
>>>> + object_property_set_bool(OBJECT(&s->cpu[i]), false,
>>>> + "has_el3", &error_abort);
>>> Do the CPUs in this board really not have EL3 ?
>>
>> Well the Cortex A9 is certainly able to get to the secure mode. However, if
>> I enable it (has_el3 set to true), the OS (Linux or Xvisor) will not boot.
>> Disabling it allow both OS to boot on the emulated i.MX6.
>>
>> Would you have some idea on the reason for this "hang" during the boot when
>> EL3 is enabled?
> How are you booting the OS/hypervisor? Via -kernel or via -bios ?
via -kernel ...
> Usually if it doesn't boot this is because there's some bit of
> boot rom/loader code that runs on the real h/w and isn't being
> run in your QEMU setup, that does the initial setup of the h/w
> in secure mode. (In particular, if the secure side doesn't set
> the GIC interrupts to be NS accessible then things don't work
> very well.)
Well I guess on real hw uboot is setting things so that everything work
thereafter. But here I don't have uboot and I jump directly to Linux ...
In QEMU, other Cortex A9 (Versatilepb.c, Exynos, Zynq ...) are also
setting has_el3 to false ...
JC
>
> I wouldn't have expected that to be an issue for booting linux
> via -kernel though because there we should be booting the kernel
> NS and have a hack to configure the GIC appropriately.
>
> Peter C may remember the details of how this should work
> better than me.
>
> thanks
> -- PMM
>
next prev parent reply other threads:[~2016-02-16 21:47 UTC|newest]
Thread overview: 47+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-02-08 22:08 [Qemu-devel] [PATCH v2 0/9] Add i.MX6 (Single/Dual/Quad) support Jean-Christophe Dubois
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 1/9] i.MX: Allow GPT timer to rollover Jean-Christophe Dubois
2016-02-16 15:19 ` Peter Maydell
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 2/9] i.MX: Rename CCM NOCLK to CLK_NONE for naming consistency Jean-Christophe Dubois
2016-02-16 15:20 ` Peter Maydell
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 3/9] i.MX: Remove CCM useless clock computation handling Jean-Christophe Dubois
2016-02-16 15:20 ` Peter Maydell
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 4/9] i.MX: Add the CLK_IPG_HIGH clock Jean-Christophe Dubois
2016-02-16 15:20 ` Peter Maydell
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 5/9] i.MX: Add i.MX6 CCM and ANALOG device Jean-Christophe Dubois
2016-02-16 15:21 ` Peter Maydell
2016-02-29 17:33 ` Peter Maydell
2016-02-29 20:15 ` Jean-Christophe DUBOIS
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 6/9] i.MX: Add i.MX6 System Reset Controller device Jean-Christophe Dubois
2016-02-16 15:35 ` Peter Maydell
2016-02-27 16:57 ` Jean-Christophe DUBOIS
2016-02-27 17:43 ` Peter Maydell
2016-02-28 12:00 ` Jean-Christophe DUBOIS
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 7/9] i.MX: Add i.MX6 SOC implementation Jean-Christophe Dubois
2016-02-16 15:31 ` Peter Maydell
2016-02-16 20:49 ` Jean-Christophe DUBOIS
2016-02-16 21:06 ` Peter Maydell
2016-02-16 21:47 ` Jean-Christophe DUBOIS [this message]
2016-02-16 21:57 ` Peter Maydell
2016-02-18 20:51 ` Jean-Christophe DUBOIS
2016-02-18 21:46 ` Peter Maydell
2016-02-19 6:32 ` Jean-Christophe DUBOIS
2016-02-19 9:32 ` Peter Maydell
2016-02-19 21:06 ` Jean-Christophe DUBOIS
2016-02-20 10:55 ` Jean-Christophe DUBOIS
2016-02-20 15:30 ` Peter Crosthwaite
2016-02-20 18:03 ` Jean-Christophe DUBOIS
2016-02-21 3:42 ` Peter Crosthwaite
2016-02-21 13:42 ` Jean-Christophe DUBOIS
2016-02-29 17:58 ` Peter Maydell
2016-02-29 20:34 ` Jean-Christophe DUBOIS
2016-02-29 21:14 ` Peter Maydell
2016-02-29 21:32 ` Jean-Christophe DUBOIS
2016-03-01 16:19 ` Peter Maydell
2016-03-01 19:17 ` Jean-Christophe DUBOIS
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 8/9] i.MX: Add sabrelite i.MX6 emulation Jean-Christophe Dubois
2016-02-16 15:25 ` Peter Maydell
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 9/9] i.MX: Add missing descriptions in devices Jean-Christophe Dubois
2016-02-16 15:21 ` Peter Maydell
2016-02-28 20:27 ` [Qemu-devel] [PATCH v2 0/9] Add i.MX6 (Single/Dual/Quad) support Jean-Christophe DUBOIS
2016-03-01 19:18 ` Jean-Christophe DUBOIS
2016-03-01 19:27 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=56C398FA.8010204@tribudubois.net \
--to=jcd@tribudubois.net \
--cc=crosthwaite.peter@gmail.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).