All of lore.kernel.org
 help / color / mirror / Atom feed
From: Prabhakar <prabhakar.csengg@gmail.com>
To: Paul Walmsley <paul.walmsley@sifive.com>,
	Palmer Dabbelt <palmer@dabbelt.com>,
	Albert Ou <aou@eecs.berkeley.edu>,
	Geert Uytterhoeven <geert+renesas@glider.be>,
	Magnus Damm <magnus.damm@gmail.com>
Cc: Rob Herring <robh+dt@kernel.org>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
	Heiko Stuebner <heiko@sntech.de>,
	Conor Dooley <conor.dooley@microchip.com>,
	Guo Ren <guoren@kernel.org>, Anup Patel <anup@brainfault.org>,
	Atish Patra <atishp@rivosinc.com>,
	Heinrich Schuchardt <heinrich.schuchardt@canonical.com>,
	devicetree@vger.kernel.org, linux-riscv@lists.infradead.org,
	linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org,
	Prabhakar <prabhakar.csengg@gmail.com>,
	Biju Das <biju.das.jz@bp.renesas.com>,
	Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Subject: [PATCH v5 6/7] MAINTAINERS: Add entry for Renesas RISC-V
Date: Fri, 28 Oct 2022 17:59:20 +0100	[thread overview]
Message-ID: <20221028165921.94487-7-prabhakar.mahadev-lad.rj@bp.renesas.com> (raw)
In-Reply-To: <20221028165921.94487-1-prabhakar.mahadev-lad.rj@bp.renesas.com>

From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>

Add RISC-V architecture as part of ARM/Renesas architecture, as they have
the same maintainers, use the same development collaboration
infrastructure, and share many files.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
---
v4 -> v5
* Rebased on -next
* Included RB tag from Conor 

v3 -> v4
* Included RB tag from Geert 

v2 -> v3
* Merged as part of ARM

v1 -> v2
* New patch
---
 MAINTAINERS | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/MAINTAINERS b/MAINTAINERS
index 6cdc2a74c7a2..0204f106d8c2 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -2691,7 +2691,7 @@ F:	arch/arm/boot/dts/rtd*
 F:	arch/arm/mach-realtek/
 F:	arch/arm64/boot/dts/realtek/
 
-ARM/RENESAS ARCHITECTURE
+ARM/RISC-V/RENESAS ARCHITECTURE
 M:	Geert Uytterhoeven <geert+renesas@glider.be>
 M:	Magnus Damm <magnus.damm@gmail.com>
 L:	linux-renesas-soc@vger.kernel.org
@@ -2713,6 +2713,7 @@ F:	arch/arm/include/debug/renesas-scif.S
 F:	arch/arm/mach-shmobile/
 F:	arch/arm64/boot/dts/renesas/
 F:	arch/arm64/configs/renesas_defconfig
+F:	arch/riscv/boot/dts/renesas/
 F:	drivers/soc/renesas/
 F:	include/linux/soc/renesas/
 
-- 
2.25.1


WARNING: multiple messages have this Message-ID (diff)
From: Prabhakar <prabhakar.csengg@gmail.com>
To: Paul Walmsley <paul.walmsley@sifive.com>,
	Palmer Dabbelt <palmer@dabbelt.com>,
	Albert Ou <aou@eecs.berkeley.edu>,
	Geert Uytterhoeven <geert+renesas@glider.be>,
	Magnus Damm <magnus.damm@gmail.com>
Cc: Rob Herring <robh+dt@kernel.org>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
	Heiko Stuebner <heiko@sntech.de>,
	Conor Dooley <conor.dooley@microchip.com>,
	Guo Ren <guoren@kernel.org>, Anup Patel <anup@brainfault.org>,
	Atish Patra <atishp@rivosinc.com>,
	Heinrich Schuchardt <heinrich.schuchardt@canonical.com>,
	devicetree@vger.kernel.org, linux-riscv@lists.infradead.org,
	linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org,
	Prabhakar <prabhakar.csengg@gmail.com>,
	Biju Das <biju.das.jz@bp.renesas.com>,
	Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Subject: [PATCH v5 6/7] MAINTAINERS: Add entry for Renesas RISC-V
Date: Fri, 28 Oct 2022 17:59:20 +0100	[thread overview]
Message-ID: <20221028165921.94487-7-prabhakar.mahadev-lad.rj@bp.renesas.com> (raw)
In-Reply-To: <20221028165921.94487-1-prabhakar.mahadev-lad.rj@bp.renesas.com>

From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>

Add RISC-V architecture as part of ARM/Renesas architecture, as they have
the same maintainers, use the same development collaboration
infrastructure, and share many files.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
---
v4 -> v5
* Rebased on -next
* Included RB tag from Conor 

v3 -> v4
* Included RB tag from Geert 

v2 -> v3
* Merged as part of ARM

v1 -> v2
* New patch
---
 MAINTAINERS | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/MAINTAINERS b/MAINTAINERS
index 6cdc2a74c7a2..0204f106d8c2 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -2691,7 +2691,7 @@ F:	arch/arm/boot/dts/rtd*
 F:	arch/arm/mach-realtek/
 F:	arch/arm64/boot/dts/realtek/
 
-ARM/RENESAS ARCHITECTURE
+ARM/RISC-V/RENESAS ARCHITECTURE
 M:	Geert Uytterhoeven <geert+renesas@glider.be>
 M:	Magnus Damm <magnus.damm@gmail.com>
 L:	linux-renesas-soc@vger.kernel.org
@@ -2713,6 +2713,7 @@ F:	arch/arm/include/debug/renesas-scif.S
 F:	arch/arm/mach-shmobile/
 F:	arch/arm64/boot/dts/renesas/
 F:	arch/arm64/configs/renesas_defconfig
+F:	arch/riscv/boot/dts/renesas/
 F:	drivers/soc/renesas/
 F:	include/linux/soc/renesas/
 
-- 
2.25.1


_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv

  parent reply	other threads:[~2022-10-28 17:00 UTC|newest]

Thread overview: 92+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-10-28 16:59 [PATCH v5 0/7] Add support for Renesas RZ/Five SoC Prabhakar
2022-10-28 16:59 ` Prabhakar
2022-10-28 16:59 ` [PATCH v5 1/7] dt-bindings: riscv: Sort the CPU core list alphabetically Prabhakar
2022-10-28 16:59   ` Prabhakar
2022-10-29  4:20   ` Guo Ren
2022-10-29  4:20     ` Guo Ren
2022-10-28 16:59 ` [PATCH v5 2/7] dt-bindings: riscv: Add Andes AX45MP core to the list Prabhakar
2022-10-28 16:59   ` Prabhakar
2022-10-29  4:20   ` Guo Ren
2022-10-29  4:20     ` Guo Ren
2022-10-28 16:59 ` [PATCH v5 3/7] riscv: Kconfig.socs: Add ARCH_RENESAS kconfig option Prabhakar
2022-10-28 16:59   ` Prabhakar
2022-10-29  4:18   ` Guo Ren
2022-10-29  4:18     ` Guo Ren
2022-11-08 15:37   ` Geert Uytterhoeven
2022-11-08 15:37     ` Geert Uytterhoeven
2022-10-28 16:59 ` [PATCH v5 4/7] riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoC Prabhakar
2022-10-28 16:59   ` Prabhakar
2022-10-29  4:25   ` Guo Ren
2022-10-29  4:25     ` Guo Ren
2022-10-29 19:10     ` Lad, Prabhakar
2022-10-29 19:10       ` Lad, Prabhakar
2022-10-30  0:02       ` Guo Ren
2022-10-30  0:02         ` Guo Ren
2022-10-30 18:16         ` Conor Dooley
2022-10-30 18:16           ` Conor Dooley
2022-10-30 22:27           ` Lad, Prabhakar
2022-10-30 22:27             ` Lad, Prabhakar
2022-10-30 22:39             ` Conor Dooley
2022-10-30 22:39               ` Conor Dooley
2022-10-31  1:11             ` Guo Ren
2022-10-31  1:11               ` Guo Ren
2022-10-31  0:45           ` Guo Ren
2022-10-31  0:45             ` Guo Ren
2022-10-30 22:23         ` Lad, Prabhakar
2022-10-30 22:23           ` Lad, Prabhakar
2022-11-08 15:43   ` Geert Uytterhoeven
2022-11-08 15:43     ` Geert Uytterhoeven
2022-10-28 16:59 ` [PATCH v5 5/7] riscv: dts: renesas: Add minimal DTS for Renesas RZ/Five SMARC EVK Prabhakar
2022-10-28 16:59   ` Prabhakar
2022-10-29  4:26   ` Guo Ren
2022-10-29  4:26     ` Guo Ren
2022-10-29 19:14     ` Lad, Prabhakar
2022-10-29 19:14       ` Lad, Prabhakar
2022-11-08 15:44   ` Geert Uytterhoeven
2022-11-08 15:44     ` Geert Uytterhoeven
2022-10-28 16:59 ` Prabhakar [this message]
2022-10-28 16:59   ` [PATCH v5 6/7] MAINTAINERS: Add entry for Renesas RISC-V Prabhakar
2022-10-29  4:27   ` Guo Ren
2022-10-29  4:27     ` Guo Ren
2022-10-28 16:59 ` [PATCH v5 7/7] riscv: configs: defconfig: Enable Renesas RZ/Five SoC Prabhakar
2022-10-28 16:59   ` Prabhakar
2022-10-29  4:28   ` Guo Ren
2022-10-29  4:28     ` Guo Ren
2022-11-08 15:51   ` Geert Uytterhoeven
2022-11-08 15:51     ` Geert Uytterhoeven
2022-11-08 16:06     ` Lad, Prabhakar
2022-11-08 16:06       ` Lad, Prabhakar
2022-11-08 16:12       ` Geert Uytterhoeven
2022-11-08 16:12         ` Geert Uytterhoeven
2022-11-08 17:22         ` Lad, Prabhakar
2022-11-08 17:22           ` Lad, Prabhakar
2022-11-08 19:19           ` Geert Uytterhoeven
2022-11-08 19:19             ` Geert Uytterhoeven
2022-11-08 22:01             ` Lad, Prabhakar
2022-11-08 22:01               ` Lad, Prabhakar
2022-11-09  7:46               ` Geert Uytterhoeven
2022-11-09  7:46                 ` Geert Uytterhoeven
2022-11-09  9:16                 ` Lad, Prabhakar
2022-11-09  9:16                   ` Lad, Prabhakar
2022-10-30 18:24 ` [PATCH v5 0/7] Add support for " Conor Dooley
2022-10-30 18:24   ` Conor Dooley
2022-10-30 22:37   ` Lad, Prabhakar
2022-10-30 22:37     ` Lad, Prabhakar
2022-10-30 22:45     ` Conor Dooley
2022-10-30 22:45       ` Conor Dooley
2022-10-30 23:01       ` Lad, Prabhakar
2022-10-30 23:01         ` Lad, Prabhakar
2022-11-07 18:03         ` Lad, Prabhakar
2022-11-07 18:03           ` Lad, Prabhakar
2022-11-07 18:17           ` Conor Dooley
2022-11-07 18:17             ` Conor Dooley
2022-11-08 16:02             ` Geert Uytterhoeven
2022-11-08 16:02               ` Geert Uytterhoeven
2022-11-08 19:29               ` Conor Dooley
2022-11-08 19:29                 ` Conor Dooley
2022-11-09 19:55 ` Palmer Dabbelt
2022-11-09 19:55   ` Palmer Dabbelt
2022-11-09 21:21   ` Conor Dooley
2022-11-09 21:21     ` Conor Dooley
2022-11-10 16:17     ` Geert Uytterhoeven
2022-11-10 16:17       ` Geert Uytterhoeven

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20221028165921.94487-7-prabhakar.mahadev-lad.rj@bp.renesas.com \
    --to=prabhakar.csengg@gmail.com \
    --cc=anup@brainfault.org \
    --cc=aou@eecs.berkeley.edu \
    --cc=atishp@rivosinc.com \
    --cc=biju.das.jz@bp.renesas.com \
    --cc=conor.dooley@microchip.com \
    --cc=devicetree@vger.kernel.org \
    --cc=geert+renesas@glider.be \
    --cc=guoren@kernel.org \
    --cc=heiko@sntech.de \
    --cc=heinrich.schuchardt@canonical.com \
    --cc=krzysztof.kozlowski+dt@linaro.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-renesas-soc@vger.kernel.org \
    --cc=linux-riscv@lists.infradead.org \
    --cc=magnus.damm@gmail.com \
    --cc=palmer@dabbelt.com \
    --cc=paul.walmsley@sifive.com \
    --cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
    --cc=robh+dt@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.