From: Aneesh V <aneesh@ti.com> To: devicetree-discuss@lists.ozlabs.org, linux-omap@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Aneesh V <aneesh@ti.com>, Rajendra Nayak <rnayak@ti.com>, Benoit Cousson <b-cousson@ti.com> Subject: [PATCH 2/3] dt: device tree bindings for TI's EMIF sdram controller Date: Thu, 19 Jan 2012 19:58:40 +0530 [thread overview] Message-ID: <1326983321-319-3-git-send-email-aneesh@ti.com> (raw) In-Reply-To: <1324303533-17458-1-git-send-email-aneesh@ti.com> EMIF - External Memory Interface - is an SDRAM controller used in TI SoCs. EMIF supports, based on the IP revision, one or more of DDR2/DDR3/LPDDR2 protocols. This binding describes a given instance of the EMIF IP and memory parts attached to it. Cc: Rajendra Nayak <rnayak@ti.com> Cc: Benoit Cousson <b-cousson@ti.com> Signed-off-by: Aneesh V <aneesh@ti.com> --- .../bindings/memory-controllers/ti/emif.txt | 62 ++++++++++++++++++++ 1 files changed, 62 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/memory-controllers/ti/emif.txt diff --git a/Documentation/devicetree/bindings/memory-controllers/ti/emif.txt b/Documentation/devicetree/bindings/memory-controllers/ti/emif.txt new file mode 100644 index 0000000..0b166e0 --- /dev/null +++ b/Documentation/devicetree/bindings/memory-controllers/ti/emif.txt @@ -0,0 +1,62 @@ +* EMIF family of TI SDRAM controllers + +EMIF - External Memory Interface - is an SDRAM controller used in +TI SoCs. EMIF supports, based on the IP revision, one or more of +DDR2/DDR3/LPDDR2 protocols. This binding describes a given instance +of the EMIF IP and memory parts attached to it. + +Required properties: +- compatible : One or more of "ti,emif-lpddr22", "ti,emif-lpddr23", and + "ti,emif-lpddr2" + + "ti,emif-lpddr22" should be listed of the EMIF controller on this SoC + supports DDR2 memories + + "ti,emif-lpddr23" should be listed of the EMIF controller on this SoC + supports DDR3 memories + + "ti,emif-lpddr2" should be listed of the EMIF controller on this SoC + supports LPDDR2 memories + +- ti,hwmods : For TI hwmods processing and omap device creation + the value shall be "emif<n>" where <n> is the number of the EMIF + instance with base 1. + +- phy-type : <u32> indicating the DDR phy type. Following are the + allowed values + <1> : Attila PHY + <2> : Intelli PHY + +- lpddr2-handle : phandle to a "lpddr2" node representing the memory part + attached to this EMIF instance. + +Optional properties: +- cs1-used : Have this property if CS1 of this EMIF + instance has a memory part attached to it. If there is a memory + part attached to CS1, it should be the same type as the one on CS0, + so there is no need to give the details of this memory part. + +- cal-resistor-per-cs : Have this property if the board has one + calibration resistor per chip-select. + +- hw-caps-read-idle-ctrl: Have this property if the controller + supports read idle window programming + +- hw-caps-ll-interface : Have this property if the controller + has a low latency interface and corresponding interrupt events + +- hw-caps-temp-alert : Have this property if the controller + has capability for generating SDRAM temperature alerts + +Example: + +emif1: emif@0x4c000000 { + compatible = "ti,emif-lpddr2"; + ti,hwmods = "emif2"; + phy-type = <1>; + lpddr2-handle = <&elpida_ECB240ABACN>; + cs1-used; + hw-caps-read-idle-ctrl; + hw-caps-ll-interface; + hw-caps-temp-alert; +}; -- 1.7.1
WARNING: multiple messages have this Message-ID (diff)
From: aneesh@ti.com (Aneesh V) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH 2/3] dt: device tree bindings for TI's EMIF sdram controller Date: Thu, 19 Jan 2012 19:58:40 +0530 [thread overview] Message-ID: <1326983321-319-3-git-send-email-aneesh@ti.com> (raw) In-Reply-To: <1324303533-17458-1-git-send-email-aneesh@ti.com> EMIF - External Memory Interface - is an SDRAM controller used in TI SoCs. EMIF supports, based on the IP revision, one or more of DDR2/DDR3/LPDDR2 protocols. This binding describes a given instance of the EMIF IP and memory parts attached to it. Cc: Rajendra Nayak <rnayak@ti.com> Cc: Benoit Cousson <b-cousson@ti.com> Signed-off-by: Aneesh V <aneesh@ti.com> --- .../bindings/memory-controllers/ti/emif.txt | 62 ++++++++++++++++++++ 1 files changed, 62 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/memory-controllers/ti/emif.txt diff --git a/Documentation/devicetree/bindings/memory-controllers/ti/emif.txt b/Documentation/devicetree/bindings/memory-controllers/ti/emif.txt new file mode 100644 index 0000000..0b166e0 --- /dev/null +++ b/Documentation/devicetree/bindings/memory-controllers/ti/emif.txt @@ -0,0 +1,62 @@ +* EMIF family of TI SDRAM controllers + +EMIF - External Memory Interface - is an SDRAM controller used in +TI SoCs. EMIF supports, based on the IP revision, one or more of +DDR2/DDR3/LPDDR2 protocols. This binding describes a given instance +of the EMIF IP and memory parts attached to it. + +Required properties: +- compatible : One or more of "ti,emif-lpddr22", "ti,emif-lpddr23", and + "ti,emif-lpddr2" + + "ti,emif-lpddr22" should be listed of the EMIF controller on this SoC + supports DDR2 memories + + "ti,emif-lpddr23" should be listed of the EMIF controller on this SoC + supports DDR3 memories + + "ti,emif-lpddr2" should be listed of the EMIF controller on this SoC + supports LPDDR2 memories + +- ti,hwmods : For TI hwmods processing and omap device creation + the value shall be "emif<n>" where <n> is the number of the EMIF + instance with base 1. + +- phy-type : <u32> indicating the DDR phy type. Following are the + allowed values + <1> : Attila PHY + <2> : Intelli PHY + +- lpddr2-handle : phandle to a "lpddr2" node representing the memory part + attached to this EMIF instance. + +Optional properties: +- cs1-used : Have this property if CS1 of this EMIF + instance has a memory part attached to it. If there is a memory + part attached to CS1, it should be the same type as the one on CS0, + so there is no need to give the details of this memory part. + +- cal-resistor-per-cs : Have this property if the board has one + calibration resistor per chip-select. + +- hw-caps-read-idle-ctrl: Have this property if the controller + supports read idle window programming + +- hw-caps-ll-interface : Have this property if the controller + has a low latency interface and corresponding interrupt events + +- hw-caps-temp-alert : Have this property if the controller + has capability for generating SDRAM temperature alerts + +Example: + +emif1: emif at 0x4c000000 { + compatible = "ti,emif-lpddr2"; + ti,hwmods = "emif2"; + phy-type = <1>; + lpddr2-handle = <&elpida_ECB240ABACN>; + cs1-used; + hw-caps-read-idle-ctrl; + hw-caps-ll-interface; + hw-caps-temp-alert; +}; -- 1.7.1
next prev parent reply other threads:[~2012-01-19 14:28 UTC|newest] Thread overview: 56+ messages / expand[flat|nested] mbox.gz Atom feed top 2011-12-19 14:05 [RFC v2 PATCH 0/3] dt: device tree bindings and data for EMIF and DDR Aneesh V 2011-12-19 14:05 ` Aneesh V 2011-12-19 14:05 ` [RFC v2 PATCH 1/3] dt: device tree bindings for DDR memories Aneesh V 2011-12-19 14:05 ` Aneesh V 2011-12-19 16:52 ` Olof Johansson 2011-12-19 16:52 ` Olof Johansson 2011-12-20 7:09 ` Aneesh V 2011-12-20 7:09 ` Aneesh V 2012-01-19 12:18 ` Aneesh V 2012-01-19 12:18 ` Aneesh V 2011-12-19 14:05 ` [RFC v2 PATCH 2/3] dt: device tree bindings for TI's EMIF sdram controller Aneesh V 2011-12-19 14:05 ` Aneesh V 2011-12-19 16:56 ` Olof Johansson 2011-12-19 16:56 ` Olof Johansson 2011-12-20 7:12 ` Aneesh V 2011-12-20 7:12 ` Aneesh V 2011-12-19 16:59 ` Olof Johansson 2011-12-19 16:59 ` Olof Johansson 2011-12-20 7:19 ` Aneesh V 2011-12-20 7:19 ` Aneesh V 2011-12-19 14:05 ` [RFC v2 PATCH 3/3] arm/dts: EMIF and lpddr2 device tree data for OMAP4 boards Aneesh V 2011-12-19 14:05 ` Aneesh V 2011-12-19 23:01 ` [RFC v2 PATCH 0/3] dt: device tree bindings and data for EMIF and DDR Rob Herring 2011-12-19 23:01 ` Rob Herring 2011-12-19 23:35 ` Tony Lindgren 2011-12-19 23:35 ` Tony Lindgren 2011-12-20 10:44 ` Aneesh V 2011-12-20 10:44 ` Aneesh V 2011-12-20 12:40 ` Cousson, Benoit 2011-12-20 12:40 ` Cousson, Benoit 2011-12-20 14:08 ` Aneesh V 2011-12-20 14:08 ` Aneesh V 2012-01-08 17:23 ` Aneesh V 2012-01-08 17:23 ` Aneesh V 2012-01-09 5:42 ` Olof Johansson 2012-01-09 5:42 ` Olof Johansson 2012-01-13 19:36 ` Aneesh V 2012-01-13 19:36 ` Aneesh V 2012-01-16 19:15 ` Turquette, Mike 2012-01-16 19:15 ` Turquette, Mike 2012-01-19 19:26 ` Olof Johansson 2012-01-19 19:26 ` Olof Johansson 2012-01-17 12:06 ` Aneesh V 2012-01-17 12:06 ` Aneesh V 2011-12-20 10:16 ` Aneesh V 2011-12-20 10:16 ` Aneesh V 2012-01-19 14:28 ` Aneesh V 2012-01-19 14:28 ` Aneesh V 2012-01-19 14:31 ` Aneesh V 2012-01-19 14:31 ` Aneesh V 2012-01-19 14:28 ` [PATCH 1/3] dt: device tree bindings for DDR memories Aneesh V 2012-01-19 14:28 ` Aneesh V 2012-01-19 14:28 ` Aneesh V [this message] 2012-01-19 14:28 ` [PATCH 2/3] dt: device tree bindings for TI's EMIF sdram controller Aneesh V 2012-01-19 14:28 ` [PATCH 3/3] arm/dts: EMIF and lpddr2 device tree data for OMAP4 boards Aneesh V 2012-01-19 14:28 ` Aneesh V
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1326983321-319-3-git-send-email-aneesh@ti.com \ --to=aneesh@ti.com \ --cc=b-cousson@ti.com \ --cc=devicetree-discuss@lists.ozlabs.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-omap@vger.kernel.org \ --cc=rnayak@ti.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.