From: John Garry <john.garry@huawei.com> To: <peterz@infradead.org>, <mingo@redhat.com>, <acme@kernel.org>, <jolsa@redhat.com>, <alexander.shishkin@linux.intel.com>, <namhyung@kernel.org>, <ak@linux.intel.com>, <wcohen@redhat.com>, <will.deacon@arm.com>, <ganapatrao.kulkarni@cavium.com>, <catalin.marinas@arm.com>, <mark.rutland@arm.com> Cc: <xuwei5@hisilicon.com>, <linuxarm@huawei.com>, <zhangshaokun@hisilicon.com>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org>, John Garry <john.garry@huawei.com> Subject: [RFC PATCH 5/5] perf vendor events arm64: add HiSilicon hip08 JSON Date: Wed, 6 Dec 2017 00:13:19 +0800 [thread overview] Message-ID: <1512490399-94107-6-git-send-email-john.garry@huawei.com> (raw) In-Reply-To: <1512490399-94107-1-git-send-email-john.garry@huawei.com> Add HiSilicon hip08 JSON. Since hip08 has its events implementated according to ARM recommendation, only add fields "EventCode" (where applicable - hip08 also has implemented some other custom events). Signed-off-by: John Garry <john.garry@huawei.com> Signed-off-by: Shaokun Zhang <zhangshaokun@hisilicon.com> --- .../arch/arm64/hisilicon/hip08/core-imp-def.json | 122 +++++++++++++++++++++ tools/perf/pmu-events/arch/arm64/mapfile.csv | 1 + 2 files changed, 123 insertions(+) create mode 100644 tools/perf/pmu-events/arch/arm64/hisilicon/hip08/core-imp-def.json diff --git a/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/core-imp-def.json b/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/core-imp-def.json new file mode 100644 index 0000000..94fde40 --- /dev/null +++ b/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/core-imp-def.json @@ -0,0 +1,122 @@ +[ + { + "EventCode": "0x40", + }, + { + "EventCode": "0x41", + }, + { + "EventCode": "0x42", + }, + { + "EventCode": "0x43", + }, + { + "EventCode": "0x46", + }, + { + "EventCode": "0x47", + }, + { + "EventCode": "0x48", + }, + { + "EventCode": "0x4C", + }, + { + "EventCode": "0x4D", + }, + { + "EventCode": "0x4E", + }, + { + "EventCode": "0x4F", + }, + { + "EventCode": "0x50", + }, + { + "EventCode": "0x51", + }, + { + "EventCode": "0x52", + }, + { + "EventCode": "0x53", + }, + { + "EventCode": "0x56", + }, + { + "EventCode": "0x57", + }, + { + "EventCode": "0x58", + }, + { + "PublicDescription": "Level 1 instruction cache prefetch access count", + "EventCode": "0x102e", + "EventName": "L1I_CACHE_PRF", + "BriefDescription": "L1I cache prefetch access count", + }, + { + "PublicDescription": "Level 1 instruction cache miss due to prefetch access count", + "EventCode": "0x102f", + "EventName": "L1I_CACHE_PRF_REFILL", + "BriefDescription": "L1I cache miss due to prefetch access count", + }, + { + "PublicDescription": "Instruction queue is empty", + "EventCode": "0x1043", + "EventName": "IQ_IS_EMPTY", + "BriefDescription": "Instruction queue is empty", + }, + { + "PublicDescription": "Instruction fetch stall cycles", + "EventCode": "0x1044", + "EventName": "IF_IS_STALL", + "BriefDescription": "Instruction fetch stall cycles", + }, + { + "PublicDescription": "Instructions can receive, but not send", + "EventCode": "0x2014", + "EventName": "FETCH_BUBBLE", + "BriefDescription": "Instructions can receive, but not send", + }, + { + "PublicDescription": "Prefetch request from LSU", + "EventCode": "0x6013", + "EventName": "PRF_REQ", + "BriefDescription": "Prefetch request from LSU", + }, + { + "PublicDescription": "Hit on prefetched data", + "EventCode": "0x6014", + "EventName": "HIT_ON_PRF", + "BriefDescription": "Hit on prefetched data", + }, + { + "PublicDescription": "Cycles of that the number of issuing micro operations are less than 4", + "EventCode": "0x7001", + "EventName": "EXE_STALL_CYCLE", + "BriefDescription": "Cycles of that the number of issue ups are less than 4", + }, + { + "PublicDescription": "No any micro operation is issued and meanwhile any load operation is not resolved", + "EventCode": "0x7004", + "EventName": "MEM_STALL_ANYLOAD", + "BriefDescription": "No any micro operation is issued and meanwhile any load operation is not resolved", + }, + { + "PublicDescription": "No any micro operation is issued and meanwhile there is any load operation missing L1 cache and pending data refill", + "EventCode": "0x7006", + "EventName": "MEM_STALL_L1MISS", + "BriefDescription": "No any micro operation is issued and meanwhile there is any load operation missing L1 cache and pending data refill", + }, + { + "PublicDescription": "No any micro operation is issued and meanwhile there is any load operation missing both L1 and L2 cache and pending data refill from L3 cache", + "EventCode": "0x7007", + "EventName": "MEM_STALL_L2MISS", + "BriefDescription": "No any micro operation is issued and meanwhile there is any load operation missing both L1 and L2 cache and pending data refill from L3 cache", + }, +] diff --git a/tools/perf/pmu-events/arch/arm64/mapfile.csv b/tools/perf/pmu-events/arch/arm64/mapfile.csv index 32fa0d1..9cc42da 100644 --- a/tools/perf/pmu-events/arch/arm64/mapfile.csv +++ b/tools/perf/pmu-events/arch/arm64/mapfile.csv @@ -13,3 +13,4 @@ # #Family-model,Version,Filename,EventType 0x00000000420f5160,v1,cavium/thunderx2,core +0x00000000480fd010,v1,hisilicon/hip08,core -- 1.9.1
WARNING: multiple messages have this Message-ID (diff)
From: john.garry@huawei.com (John Garry) To: linux-arm-kernel@lists.infradead.org Subject: [RFC PATCH 5/5] perf vendor events arm64: add HiSilicon hip08 JSON Date: Wed, 6 Dec 2017 00:13:19 +0800 [thread overview] Message-ID: <1512490399-94107-6-git-send-email-john.garry@huawei.com> (raw) In-Reply-To: <1512490399-94107-1-git-send-email-john.garry@huawei.com> Add HiSilicon hip08 JSON. Since hip08 has its events implementated according to ARM recommendation, only add fields "EventCode" (where applicable - hip08 also has implemented some other custom events). Signed-off-by: John Garry <john.garry@huawei.com> Signed-off-by: Shaokun Zhang <zhangshaokun@hisilicon.com> --- .../arch/arm64/hisilicon/hip08/core-imp-def.json | 122 +++++++++++++++++++++ tools/perf/pmu-events/arch/arm64/mapfile.csv | 1 + 2 files changed, 123 insertions(+) create mode 100644 tools/perf/pmu-events/arch/arm64/hisilicon/hip08/core-imp-def.json diff --git a/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/core-imp-def.json b/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/core-imp-def.json new file mode 100644 index 0000000..94fde40 --- /dev/null +++ b/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/core-imp-def.json @@ -0,0 +1,122 @@ +[ + { + "EventCode": "0x40", + }, + { + "EventCode": "0x41", + }, + { + "EventCode": "0x42", + }, + { + "EventCode": "0x43", + }, + { + "EventCode": "0x46", + }, + { + "EventCode": "0x47", + }, + { + "EventCode": "0x48", + }, + { + "EventCode": "0x4C", + }, + { + "EventCode": "0x4D", + }, + { + "EventCode": "0x4E", + }, + { + "EventCode": "0x4F", + }, + { + "EventCode": "0x50", + }, + { + "EventCode": "0x51", + }, + { + "EventCode": "0x52", + }, + { + "EventCode": "0x53", + }, + { + "EventCode": "0x56", + }, + { + "EventCode": "0x57", + }, + { + "EventCode": "0x58", + }, + { + "PublicDescription": "Level 1 instruction cache prefetch access count", + "EventCode": "0x102e", + "EventName": "L1I_CACHE_PRF", + "BriefDescription": "L1I cache prefetch access count", + }, + { + "PublicDescription": "Level 1 instruction cache miss due to prefetch access count", + "EventCode": "0x102f", + "EventName": "L1I_CACHE_PRF_REFILL", + "BriefDescription": "L1I cache miss due to prefetch access count", + }, + { + "PublicDescription": "Instruction queue is empty", + "EventCode": "0x1043", + "EventName": "IQ_IS_EMPTY", + "BriefDescription": "Instruction queue is empty", + }, + { + "PublicDescription": "Instruction fetch stall cycles", + "EventCode": "0x1044", + "EventName": "IF_IS_STALL", + "BriefDescription": "Instruction fetch stall cycles", + }, + { + "PublicDescription": "Instructions can receive, but not send", + "EventCode": "0x2014", + "EventName": "FETCH_BUBBLE", + "BriefDescription": "Instructions can receive, but not send", + }, + { + "PublicDescription": "Prefetch request from LSU", + "EventCode": "0x6013", + "EventName": "PRF_REQ", + "BriefDescription": "Prefetch request from LSU", + }, + { + "PublicDescription": "Hit on prefetched data", + "EventCode": "0x6014", + "EventName": "HIT_ON_PRF", + "BriefDescription": "Hit on prefetched data", + }, + { + "PublicDescription": "Cycles of that the number of issuing micro operations are less than 4", + "EventCode": "0x7001", + "EventName": "EXE_STALL_CYCLE", + "BriefDescription": "Cycles of that the number of issue ups are less than 4", + }, + { + "PublicDescription": "No any micro operation is issued and meanwhile any load operation is not resolved", + "EventCode": "0x7004", + "EventName": "MEM_STALL_ANYLOAD", + "BriefDescription": "No any micro operation is issued and meanwhile any load operation is not resolved", + }, + { + "PublicDescription": "No any micro operation is issued and meanwhile there is any load operation missing L1 cache and pending data refill", + "EventCode": "0x7006", + "EventName": "MEM_STALL_L1MISS", + "BriefDescription": "No any micro operation is issued and meanwhile there is any load operation missing L1 cache and pending data refill", + }, + { + "PublicDescription": "No any micro operation is issued and meanwhile there is any load operation missing both L1 and L2 cache and pending data refill from L3 cache", + "EventCode": "0x7007", + "EventName": "MEM_STALL_L2MISS", + "BriefDescription": "No any micro operation is issued and meanwhile there is any load operation missing both L1 and L2 cache and pending data refill from L3 cache", + }, +] diff --git a/tools/perf/pmu-events/arch/arm64/mapfile.csv b/tools/perf/pmu-events/arch/arm64/mapfile.csv index 32fa0d1..9cc42da 100644 --- a/tools/perf/pmu-events/arch/arm64/mapfile.csv +++ b/tools/perf/pmu-events/arch/arm64/mapfile.csv @@ -13,3 +13,4 @@ # #Family-model,Version,Filename,EventType 0x00000000420f5160,v1,cavium/thunderx2,core +0x00000000480fd010,v1,hisilicon/hip08,core -- 1.9.1
next prev parent reply other threads:[~2017-12-05 15:31 UTC|newest] Thread overview: 62+ messages / expand[flat|nested] mbox.gz Atom feed top 2017-12-05 16:13 [RFC PATCH 0/5] perf events patches for improved ARM64 support John Garry 2017-12-05 16:13 ` John Garry 2017-12-05 16:13 ` [RFC PATCH 1/5] perf jevents: add support for pmu events vendor subdirectory John Garry 2017-12-05 16:13 ` John Garry 2017-12-06 13:38 ` Jiri Olsa 2017-12-06 13:38 ` Jiri Olsa 2017-12-06 14:41 ` John Garry 2017-12-06 14:41 ` John Garry 2017-12-05 16:13 ` [RFC PATCH 2/5] perf jevents: add support for arch recommended events John Garry 2017-12-05 16:13 ` John Garry 2017-12-05 17:27 ` Andi Kleen 2017-12-05 17:27 ` Andi Kleen 2017-12-06 8:34 ` John Garry 2017-12-06 8:34 ` John Garry 2017-12-06 13:36 ` Jiri Olsa 2017-12-06 13:36 ` Jiri Olsa 2017-12-06 15:20 ` John Garry 2017-12-06 15:20 ` John Garry 2017-12-08 12:29 ` Jiri Olsa 2017-12-08 12:29 ` Jiri Olsa 2017-12-08 15:42 ` John Garry 2017-12-08 15:42 ` John Garry 2017-12-09 7:31 ` Jiri Olsa 2017-12-09 7:31 ` Jiri Olsa 2017-12-11 10:25 ` John Garry 2017-12-11 10:25 ` John Garry 2017-12-15 11:22 ` John Garry 2017-12-15 11:22 ` John Garry 2017-12-16 18:47 ` Andi Kleen 2017-12-16 18:47 ` Andi Kleen 2018-01-02 12:07 ` John Garry 2018-01-02 12:07 ` John Garry 2018-01-02 17:48 ` Andi Kleen 2018-01-02 17:48 ` Andi Kleen 2018-01-03 12:22 ` John Garry 2018-01-03 12:22 ` John Garry 2017-12-21 19:39 ` Jiri Olsa 2017-12-21 19:39 ` Jiri Olsa 2018-01-04 17:17 ` John Garry 2018-01-04 17:17 ` John Garry 2018-01-08 14:08 ` Jiri Olsa 2018-01-08 14:08 ` Jiri Olsa 2017-12-06 13:37 ` Jiri Olsa 2017-12-06 13:37 ` Jiri Olsa 2017-12-06 14:40 ` John Garry 2017-12-06 14:40 ` John Garry 2017-12-08 12:31 ` Jiri Olsa 2017-12-08 12:31 ` Jiri Olsa 2017-12-08 15:38 ` John Garry 2017-12-08 15:38 ` John Garry 2017-12-09 7:26 ` Jiri Olsa 2017-12-09 7:26 ` Jiri Olsa 2017-12-05 16:13 ` [RFC PATCH 3/5] perf vendor events arm64: add armv8 recommended events JSON John Garry 2017-12-05 16:13 ` John Garry 2017-12-05 16:13 ` [RFC PATCH 4/5] perf vendor events arm64: relocate thunderx2 JSON John Garry 2017-12-05 16:13 ` John Garry 2017-12-05 16:13 ` John Garry [this message] 2017-12-05 16:13 ` [RFC PATCH 5/5] perf vendor events arm64: add HiSilicon hip08 JSON John Garry 2017-12-06 16:42 ` [RFC PATCH 0/5] perf events patches for improved ARM64 support William Cohen 2017-12-06 16:42 ` William Cohen 2017-12-06 17:35 ` John Garry 2017-12-06 17:35 ` John Garry
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1512490399-94107-6-git-send-email-john.garry@huawei.com \ --to=john.garry@huawei.com \ --cc=acme@kernel.org \ --cc=ak@linux.intel.com \ --cc=alexander.shishkin@linux.intel.com \ --cc=catalin.marinas@arm.com \ --cc=ganapatrao.kulkarni@cavium.com \ --cc=jolsa@redhat.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linuxarm@huawei.com \ --cc=mark.rutland@arm.com \ --cc=mingo@redhat.com \ --cc=namhyung@kernel.org \ --cc=peterz@infradead.org \ --cc=wcohen@redhat.com \ --cc=will.deacon@arm.com \ --cc=xuwei5@hisilicon.com \ --cc=zhangshaokun@hisilicon.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.