From: Fenghua Yu <fenghua.yu@intel.com> To: "Thomas Gleixner" <tglx@linutronix.de>, "Ingo Molnar" <mingo@redhat.com>, "Borislav Petkov" <bp@alien8.de>, "H Peter Anvin" <hpa@zytor.com>, "David Woodhouse" <dwmw2@infradead.org>, "Lu Baolu" <baolu.lu@linux.intel.com>, "Dave Hansen" <dave.hansen@intel.com>, "Tony Luck" <tony.luck@intel.com>, "Ashok Raj" <ashok.raj@intel.com>, "Jacob Jun Pan" <jacob.jun.pan@intel.com>, "Dave Jiang" <dave.jiang@intel.com>, "Sohil Mehta" <sohil.mehta@intel.com>, "Ravi V Shankar" <ravi.v.shankar@intel.com> Cc: "linux-kernel" <linux-kernel@vger.kernel.org>, "x86" <x86@kernel.org>, iommu@lists.linux-foundation.org, Fenghua Yu <fenghua.yu@intel.com> Subject: [PATCH 0/7] x86: tag application address space for devices Date: Mon, 30 Mar 2020 12:33:01 -0700 [thread overview] Message-ID: <1585596788-193989-1-git-send-email-fenghua.yu@intel.com> (raw) Typical hardware devices require a driver stack to translate application buffers to hardware addresses, and a kernel-user transition to notify the hardware of new work. What if both the translation and transition overhead could be eliminated? This is what Shared Virtual Address (SVA) and ENQCMD enabled hardware like Data Streaming Accelerator (DSA) aims to achieve. Applications map portals in their local-address-space and directly submit work to them using a new instruction. This series implements management of a new MSR (MSR_IA32_PASID). This new MSR allows an application address space to be associated with what the PCIe spec calls a Process Address Space ID (PASID). This PASID tag is carried along with all requests between applications and devices and allows devices to interact with the process address space. SVA and ENQCMD enabled device drivers will use this series in the future. For example, it will be used by the phase 2 DSA driver which will be released with SVA and ENQCMD support as explained in: https://01.org/blogs/2019/introducing-intel-data-streaming-accelerator This series only provides simple and basic support for the MSR as follows: 1. Explain different various technical terms used in the series (patch 1). 2. Enumerate support for ENQCMD in the processor (patch 2). 3. Handle FPU PASID state and the MSR during context switch (patches 3-4). 4. Allocate and free PASID for a process (patch 5). 5. Fix up the PASID MSR in #GP handler when one thread in a process executes ENQCMD for the first time (patches 6). 6. Clear PASID state for forked and cloned thread (patch 7). And this patch series needs support from supervisor states patch set: https://lore.kernel.org/lkml/20200328164307.17497-1-yu-cheng.yu@intel.com/ The v3 supervisor states series, this patch series, and DSA phase 2 series (to be released shortly in idxd driver) can be cloned from: https://github.com/intel/idxd-driver.git idxd-stage2 References: 1. Detailed information on the ENQCMD/ENQCMDS instructions and the IA32_PASID MSR can be found in Intel Architecture Instruction Set Extensions and Future Features Programming Reference: https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf 2. Detailed information on DSA can be found in DSA specification: https://software.intel.com/en-us/download/intel-data-streaming-accelerator-preliminary-architecture-specification Ashok Raj (1): docs: x86: Add a documentation for ENQCMD Fenghua Yu (5): x86/cpufeatures: Enumerate ENQCMD and ENQCMDS instructions x86/msr-index: Define IA32_PASID MSR x86/mmu: Allocate/free PASID x86/traps: Fix up invalid PASID x86/process: Clear PASID state for a newly forked/cloned thread Yu-cheng Yu (1): x86/fpu/xstate: Add supervisor PASID state for ENQCMD feature Documentation/x86/enqcmd.rst | 185 +++++++++++++++++++++++++++++ arch/x86/include/asm/cpufeatures.h | 1 + arch/x86/include/asm/fpu/types.h | 10 ++ arch/x86/include/asm/fpu/xstate.h | 2 +- arch/x86/include/asm/iommu.h | 3 + arch/x86/include/asm/mmu.h | 4 + arch/x86/include/asm/mmu_context.h | 14 +++ arch/x86/include/asm/msr-index.h | 3 + arch/x86/kernel/cpu/cpuid-deps.c | 1 + arch/x86/kernel/fpu/xstate.c | 4 + arch/x86/kernel/process.c | 13 ++ arch/x86/kernel/traps.c | 17 +++ drivers/iommu/intel-svm.c | 119 +++++++++++++++++-- 13 files changed, 367 insertions(+), 9 deletions(-) create mode 100644 Documentation/x86/enqcmd.rst -- 2.19.1
WARNING: multiple messages have this Message-ID (diff)
From: Fenghua Yu <fenghua.yu@intel.com> To: "Thomas Gleixner" <tglx@linutronix.de>, "Ingo Molnar" <mingo@redhat.com>, "Borislav Petkov" <bp@alien8.de>, "H Peter Anvin" <hpa@zytor.com>, "David Woodhouse" <dwmw2@infradead.org>, "Lu Baolu" <baolu.lu@linux.intel.com>, "Dave Hansen" <dave.hansen@intel.com>, "Tony Luck" <tony.luck@intel.com>, "Ashok Raj" <ashok.raj@intel.com>, "Jacob Jun Pan" <jacob.jun.pan@intel.com>, "Dave Jiang" <dave.jiang@intel.com>, "Sohil Mehta" <sohil.mehta@intel.com>, "Ravi V Shankar" <ravi.v.shankar@intel.com> Cc: Fenghua Yu <fenghua.yu@intel.com>, iommu@lists.linux-foundation.org, x86 <x86@kernel.org>, linux-kernel <linux-kernel@vger.kernel.org> Subject: [PATCH 0/7] x86: tag application address space for devices Date: Mon, 30 Mar 2020 12:33:01 -0700 [thread overview] Message-ID: <1585596788-193989-1-git-send-email-fenghua.yu@intel.com> (raw) Typical hardware devices require a driver stack to translate application buffers to hardware addresses, and a kernel-user transition to notify the hardware of new work. What if both the translation and transition overhead could be eliminated? This is what Shared Virtual Address (SVA) and ENQCMD enabled hardware like Data Streaming Accelerator (DSA) aims to achieve. Applications map portals in their local-address-space and directly submit work to them using a new instruction. This series implements management of a new MSR (MSR_IA32_PASID). This new MSR allows an application address space to be associated with what the PCIe spec calls a Process Address Space ID (PASID). This PASID tag is carried along with all requests between applications and devices and allows devices to interact with the process address space. SVA and ENQCMD enabled device drivers will use this series in the future. For example, it will be used by the phase 2 DSA driver which will be released with SVA and ENQCMD support as explained in: https://01.org/blogs/2019/introducing-intel-data-streaming-accelerator This series only provides simple and basic support for the MSR as follows: 1. Explain different various technical terms used in the series (patch 1). 2. Enumerate support for ENQCMD in the processor (patch 2). 3. Handle FPU PASID state and the MSR during context switch (patches 3-4). 4. Allocate and free PASID for a process (patch 5). 5. Fix up the PASID MSR in #GP handler when one thread in a process executes ENQCMD for the first time (patches 6). 6. Clear PASID state for forked and cloned thread (patch 7). And this patch series needs support from supervisor states patch set: https://lore.kernel.org/lkml/20200328164307.17497-1-yu-cheng.yu@intel.com/ The v3 supervisor states series, this patch series, and DSA phase 2 series (to be released shortly in idxd driver) can be cloned from: https://github.com/intel/idxd-driver.git idxd-stage2 References: 1. Detailed information on the ENQCMD/ENQCMDS instructions and the IA32_PASID MSR can be found in Intel Architecture Instruction Set Extensions and Future Features Programming Reference: https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf 2. Detailed information on DSA can be found in DSA specification: https://software.intel.com/en-us/download/intel-data-streaming-accelerator-preliminary-architecture-specification Ashok Raj (1): docs: x86: Add a documentation for ENQCMD Fenghua Yu (5): x86/cpufeatures: Enumerate ENQCMD and ENQCMDS instructions x86/msr-index: Define IA32_PASID MSR x86/mmu: Allocate/free PASID x86/traps: Fix up invalid PASID x86/process: Clear PASID state for a newly forked/cloned thread Yu-cheng Yu (1): x86/fpu/xstate: Add supervisor PASID state for ENQCMD feature Documentation/x86/enqcmd.rst | 185 +++++++++++++++++++++++++++++ arch/x86/include/asm/cpufeatures.h | 1 + arch/x86/include/asm/fpu/types.h | 10 ++ arch/x86/include/asm/fpu/xstate.h | 2 +- arch/x86/include/asm/iommu.h | 3 + arch/x86/include/asm/mmu.h | 4 + arch/x86/include/asm/mmu_context.h | 14 +++ arch/x86/include/asm/msr-index.h | 3 + arch/x86/kernel/cpu/cpuid-deps.c | 1 + arch/x86/kernel/fpu/xstate.c | 4 + arch/x86/kernel/process.c | 13 ++ arch/x86/kernel/traps.c | 17 +++ drivers/iommu/intel-svm.c | 119 +++++++++++++++++-- 13 files changed, 367 insertions(+), 9 deletions(-) create mode 100644 Documentation/x86/enqcmd.rst -- 2.19.1 _______________________________________________ iommu mailing list iommu@lists.linux-foundation.org https://lists.linuxfoundation.org/mailman/listinfo/iommu
next reply other threads:[~2020-03-30 20:38 UTC|newest] Thread overview: 74+ messages / expand[flat|nested] mbox.gz Atom feed top 2020-03-30 19:33 Fenghua Yu [this message] 2020-03-30 19:33 ` [PATCH 0/7] x86: tag application address space for devices Fenghua Yu 2020-03-30 19:33 ` [PATCH 1/7] docs: x86: Add a documentation for ENQCMD Fenghua Yu 2020-03-30 19:33 ` Fenghua Yu 2020-04-26 11:02 ` Thomas Gleixner 2020-04-26 11:02 ` Thomas Gleixner 2020-04-27 20:13 ` Fenghua Yu 2020-04-27 20:13 ` Fenghua Yu 2020-03-30 19:33 ` [PATCH 2/7] x86/cpufeatures: Enumerate ENQCMD and ENQCMDS instructions Fenghua Yu 2020-03-30 19:33 ` Fenghua Yu 2020-04-26 11:06 ` Thomas Gleixner 2020-04-26 11:06 ` Thomas Gleixner 2020-04-27 20:17 ` Fenghua Yu 2020-04-27 20:17 ` Fenghua Yu 2020-03-30 19:33 ` [PATCH 3/7] x86/fpu/xstate: Add supervisor PASID state for ENQCMD feature Fenghua Yu 2020-03-30 19:33 ` Fenghua Yu 2020-04-26 11:17 ` Thomas Gleixner 2020-04-26 11:17 ` Thomas Gleixner 2020-04-27 20:33 ` Fenghua Yu 2020-04-27 20:33 ` Fenghua Yu 2020-03-30 19:33 ` [PATCH 4/7] x86/msr-index: Define IA32_PASID MSR Fenghua Yu 2020-03-30 19:33 ` Fenghua Yu 2020-04-26 11:22 ` Thomas Gleixner 2020-04-26 11:22 ` Thomas Gleixner 2020-04-27 20:50 ` Fenghua Yu 2020-04-27 20:50 ` Fenghua Yu 2020-03-30 19:33 ` [PATCH 5/7] x86/mmu: Allocate/free PASID Fenghua Yu 2020-03-30 19:33 ` Fenghua Yu 2020-04-26 14:55 ` Thomas Gleixner 2020-04-26 14:55 ` Thomas Gleixner 2020-04-27 22:18 ` Fenghua Yu 2020-04-27 22:18 ` Fenghua Yu 2020-04-27 23:44 ` Thomas Gleixner 2020-04-27 23:44 ` Thomas Gleixner 2020-04-28 18:21 ` Jacob Pan (Jun) 2020-04-28 18:21 ` Jacob Pan (Jun) 2020-04-28 18:54 ` Thomas Gleixner 2020-04-28 18:54 ` Thomas Gleixner 2020-04-28 19:07 ` Luck, Tony 2020-04-28 19:07 ` Luck, Tony 2020-04-28 20:42 ` Jacob Pan (Jun) 2020-04-28 20:42 ` Jacob Pan (Jun) 2020-04-28 20:59 ` Luck, Tony 2020-04-28 20:59 ` Luck, Tony 2020-04-28 22:13 ` Jacob Pan (Jun) 2020-04-28 22:13 ` Jacob Pan (Jun) 2020-04-28 22:32 ` Luck, Tony 2020-04-28 22:32 ` Luck, Tony 2020-04-28 20:40 ` Jacob Pan (Jun) 2020-04-28 20:40 ` Jacob Pan (Jun) 2020-04-28 20:57 ` Fenghua Yu 2020-04-28 20:57 ` Fenghua Yu 2020-03-30 19:33 ` [PATCH 6/7] x86/traps: Fix up invalid PASID Fenghua Yu 2020-03-30 19:33 ` Fenghua Yu 2020-04-26 15:25 ` Thomas Gleixner 2020-04-26 15:25 ` Thomas Gleixner 2020-04-27 20:11 ` Fenghua Yu 2020-04-27 20:11 ` Fenghua Yu 2020-04-28 0:13 ` Thomas Gleixner 2020-04-28 0:13 ` Thomas Gleixner 2020-04-27 22:46 ` Raj, Ashok 2020-04-27 22:46 ` Raj, Ashok 2020-04-27 23:08 ` Luck, Tony 2020-04-27 23:08 ` Luck, Tony 2020-04-28 0:20 ` Thomas Gleixner 2020-04-28 0:20 ` Thomas Gleixner 2020-04-28 0:54 ` Thomas Gleixner 2020-04-28 0:54 ` Thomas Gleixner 2020-04-28 1:08 ` Raj, Ashok 2020-04-28 1:08 ` Raj, Ashok 2020-03-30 19:33 ` [PATCH 7/7] x86/process: Clear PASID state for a newly forked/cloned thread Fenghua Yu 2020-03-30 19:33 ` Fenghua Yu 2020-04-22 20:41 ` [PATCH 0/7] x86: tag application address space for devices Fenghua Yu 2020-04-22 20:41 ` Fenghua Yu
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1585596788-193989-1-git-send-email-fenghua.yu@intel.com \ --to=fenghua.yu@intel.com \ --cc=ashok.raj@intel.com \ --cc=baolu.lu@linux.intel.com \ --cc=bp@alien8.de \ --cc=dave.hansen@intel.com \ --cc=dave.jiang@intel.com \ --cc=dwmw2@infradead.org \ --cc=hpa@zytor.com \ --cc=iommu@lists.linux-foundation.org \ --cc=jacob.jun.pan@intel.com \ --cc=linux-kernel@vger.kernel.org \ --cc=mingo@redhat.com \ --cc=ravi.v.shankar@intel.com \ --cc=sohil.mehta@intel.com \ --cc=tglx@linutronix.de \ --cc=tony.luck@intel.com \ --cc=x86@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.