From: Christoffer Dall <christoffer.dall@linaro.org> To: Andre Przywara <andre.przywara@arm.com> Cc: Marc Zyngier <marc.zyngier@arm.com>, Eric Auger <eric.auger@linaro.org>, kvmarm@lists.cs.columbia.edu, kvm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: Re: [PATCH v3 19/55] KVM: arm/arm64: vgic-new: Add GICv3 world switch backend Date: Tue, 10 May 2016 16:04:54 +0200 [thread overview] Message-ID: <20160510140454.GG27623@cbox> (raw) In-Reply-To: <1462531568-9799-20-git-send-email-andre.przywara@arm.com> On Fri, May 06, 2016 at 11:45:32AM +0100, Andre Przywara wrote: > From: Marc Zyngier <marc.zyngier@arm.com> > > As the GICv3 virtual interface registers differ from their GICv2 > siblings, we need different handlers for processing maintenance > interrupts and reading/writing to the LRs. > Implement the respective handler functions and connect them to > existing code to be called if the host is using a GICv3. > > Signed-off-by: Marc Zyngier <marc.zyngier@arm.com> > Signed-off-by: Andre Przywara <andre.przywara@arm.com> > --- > Changelog RFC..v1: > - remove outdated comment about the dist_lock > - add WARN_ON about LR_STATE not being 0 in maintenance interrupts > > Changelog v1 .. v2: > - inject the IRQ priority into the list register > > Changelog v2 .. v3: > - remove no longer needed irqchip/arm-gic.h inclusion > > include/linux/irqchip/arm-gic-v3.h | 1 + > virt/kvm/arm/vgic/vgic-v3.c | 168 +++++++++++++++++++++++++++++++++++++ > virt/kvm/arm/vgic/vgic.c | 25 ++++-- > virt/kvm/arm/vgic/vgic.h | 29 +++++++ > 4 files changed, 218 insertions(+), 5 deletions(-) > create mode 100644 virt/kvm/arm/vgic/vgic-v3.c > > diff --git a/include/linux/irqchip/arm-gic-v3.h b/include/linux/irqchip/arm-gic-v3.h > index ec938d1..35e93cf 100644 > --- a/include/linux/irqchip/arm-gic-v3.h > +++ b/include/linux/irqchip/arm-gic-v3.h > @@ -275,6 +275,7 @@ > #define ICH_LR_ACTIVE_BIT (1ULL << 63) > #define ICH_LR_PHYS_ID_SHIFT 32 > #define ICH_LR_PHYS_ID_MASK (0x3ffULL << ICH_LR_PHYS_ID_SHIFT) > +#define ICH_LR_PRIORITY_SHIFT 48 > > /* These are for GICv2 emulation only */ > #define GICH_LR_VIRTUALID (0x3ffUL << 0) > diff --git a/virt/kvm/arm/vgic/vgic-v3.c b/virt/kvm/arm/vgic/vgic-v3.c > new file mode 100644 > index 0000000..43d1dd7 > --- /dev/null > +++ b/virt/kvm/arm/vgic/vgic-v3.c > @@ -0,0 +1,168 @@ > +/* > + * This program is free software; you can redistribute it and/or modify > + * it under the terms of the GNU General Public License version 2 as > + * published by the Free Software Foundation. > + * > + * This program is distributed in the hope that it will be useful, > + * but WITHOUT ANY WARRANTY; without even the implied warranty of > + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the > + * GNU General Public License for more details. > + * > + * You should have received a copy of the GNU General Public License > + * along with this program. If not, see <http://www.gnu.org/licenses/>. > + */ > + > +#include <linux/irqchip/arm-gic-v3.h> > +#include <linux/kvm.h> > +#include <linux/kvm_host.h> > + > +#include "vgic.h" > + > +void vgic_v3_process_maintenance(struct kvm_vcpu *vcpu) > +{ > + struct vgic_v3_cpu_if *cpuif = &vcpu->arch.vgic_cpu.vgic_v3; > + u32 model = vcpu->kvm->arch.vgic.vgic_model; > + > + if (cpuif->vgic_misr & ICH_MISR_EOI) { > + unsigned long eisr_bmap = cpuif->vgic_eisr; > + int lr; > + > + for_each_set_bit(lr, &eisr_bmap, kvm_vgic_global_state.nr_lr) { > + u32 intid; > + u64 val = cpuif->vgic_lr[lr]; > + > + if (model == KVM_DEV_TYPE_ARM_VGIC_V3) > + intid = val & ICH_LR_VIRTUAL_ID_MASK; > + else > + intid = val & GICH_LR_VIRTUALID; > + > + WARN_ON(cpuif->vgic_lr[lr] & ICH_LR_STATE); > + > + kvm_notify_acked_irq(vcpu->kvm, 0, > + intid - VGIC_NR_PRIVATE_IRQS); > + same question as on the last patch > + cpuif->vgic_elrsr |= 1ULL << lr; > + } > + > + /* > + * In the next iterations of the vcpu loop, if we sync > + * the vgic state after flushing it, but before > + * entering the guest (this happens for pending > + * signals and vmid rollovers), then make sure we > + * don't pick up any old maintenance interrupts here. > + */ > + cpuif->vgic_eisr = 0; > + } > + > + cpuif->vgic_hcr &= ~ICH_HCR_UIE; > +} > + > +void vgic_v3_set_underflow(struct kvm_vcpu *vcpu) > +{ > + struct vgic_v3_cpu_if *cpuif = &vcpu->arch.vgic_cpu.vgic_v3; > + > + cpuif->vgic_hcr |= ICH_HCR_UIE; > +} > + > +void vgic_v3_fold_lr_state(struct kvm_vcpu *vcpu) > +{ > + struct vgic_v3_cpu_if *cpuif = &vcpu->arch.vgic_cpu.vgic_v3; > + u32 model = vcpu->kvm->arch.vgic.vgic_model; > + int lr; > + > + /* Assumes ap_list_lock held */ > + > + for (lr = 0; lr < vcpu->arch.vgic_cpu.used_lrs; lr++) { > + u64 val = cpuif->vgic_lr[lr]; > + u32 intid; > + struct vgic_irq *irq; > + > + if (model == KVM_DEV_TYPE_ARM_VGIC_V3) > + intid = val & ICH_LR_VIRTUAL_ID_MASK; > + else > + intid = val & GICH_LR_VIRTUALID; > + irq = vgic_get_irq(vcpu->kvm, vcpu, intid); > + > + spin_lock(&irq->irq_lock); > + > + /* Always preserve the active bit */ > + irq->active = !!(val & ICH_LR_ACTIVE_BIT); > + > + /* Edge is the only case where we preserve the pending bit */ > + if (irq->config == VGIC_CONFIG_EDGE && > + (val & ICH_LR_PENDING_BIT)) { > + irq->pending = true; > + > + if (vgic_irq_is_sgi(intid) && > + model == KVM_DEV_TYPE_ARM_VGIC_V2) { > + u32 cpuid = val & GICH_LR_PHYSID_CPUID; > + > + cpuid >>= GICH_LR_PHYSID_CPUID_SHIFT; > + irq->source |= (1 << cpuid); > + } > + } > + > + /* Clear soft pending state when level irqs have been acked */ > + if (irq->config == VGIC_CONFIG_LEVEL && > + !(val & ICH_LR_PENDING_BIT)) { > + irq->soft_pending = false; > + irq->pending = irq->line_level; > + } > + > + spin_unlock(&irq->irq_lock); > + } > +} > + > +/* Requires the irq to be locked already */ > +void vgic_v3_populate_lr(struct kvm_vcpu *vcpu, struct vgic_irq *irq, int lr) > +{ > + u32 model = vcpu->kvm->arch.vgic.vgic_model; > + u64 val = irq->intid; > + > + if (irq->pending) { > + val |= ICH_LR_PENDING_BIT; > + > + if (irq->config == VGIC_CONFIG_EDGE) > + irq->pending = false; > + > + if (vgic_irq_is_sgi(irq->intid) && > + model == KVM_DEV_TYPE_ARM_VGIC_V2) { > + u32 src = ffs(irq->source); > + > + BUG_ON(!src); > + val |= (src - 1) << GICH_LR_PHYSID_CPUID_SHIFT; > + irq->source &= ~(1 << (src - 1)); > + if (irq->source) > + irq->pending = true; > + } > + } > + > + if (irq->active) > + val |= ICH_LR_ACTIVE_BIT; > + > + if (irq->hw) { > + val |= ICH_LR_HW; > + val |= ((u64)irq->hwintid) << ICH_LR_PHYS_ID_SHIFT; > + } else { > + if (irq->config == VGIC_CONFIG_LEVEL) > + val |= ICH_LR_EOI; > + } > + > + /* > + * Currently all guest IRQs are Group1, as Group0 would result > + * in a FIQ in the guest, which it wouldn't expect. I still don't like or understand this comment. This should simply say that we're making a gross assumption about all interrupts being group1 here. > + * Eventually we want to make this configurable, so we may > + * revisit this in the future. > + */ > + if (model == KVM_DEV_TYPE_ARM_VGIC_V3) > + val |= ICH_LR_GROUP; > + > + val |= (u64)irq->priority << ICH_LR_PRIORITY_SHIFT; > + > + vcpu->arch.vgic_cpu.vgic_v3.vgic_lr[lr] = val; > +} > + > +void vgic_v3_clear_lr(struct kvm_vcpu *vcpu, int lr) > +{ > + vcpu->arch.vgic_cpu.vgic_v3.vgic_lr[lr] = 0; > +} > diff --git a/virt/kvm/arm/vgic/vgic.c b/virt/kvm/arm/vgic/vgic.c > index 68d885c..64d5b45 100644 > --- a/virt/kvm/arm/vgic/vgic.c > +++ b/virt/kvm/arm/vgic/vgic.c > @@ -397,12 +397,18 @@ retry: > > static inline void vgic_process_maintenance_interrupt(struct kvm_vcpu *vcpu) > { > - vgic_v2_process_maintenance(vcpu); > + if (kvm_vgic_global_state.type == VGIC_V2) > + vgic_v2_process_maintenance(vcpu); > + else > + vgic_v3_process_maintenance(vcpu); > } > > static inline void vgic_fold_lr_state(struct kvm_vcpu *vcpu) > { > - vgic_v2_fold_lr_state(vcpu); > + if (kvm_vgic_global_state.type == VGIC_V2) > + vgic_v2_fold_lr_state(vcpu); > + else > + vgic_v3_fold_lr_state(vcpu); > } > > /* Requires the ap_list_lock and the irq_lock to be held. */ > @@ -412,17 +418,26 @@ static inline void vgic_populate_lr(struct kvm_vcpu *vcpu, > DEBUG_SPINLOCK_BUG_ON(!spin_is_locked(&vcpu->arch.vgic_cpu.ap_list_lock)); > DEBUG_SPINLOCK_BUG_ON(!spin_is_locked(&irq->irq_lock)); > > - vgic_v2_populate_lr(vcpu, irq, lr); > + if (kvm_vgic_global_state.type == VGIC_V2) > + vgic_v2_populate_lr(vcpu, irq, lr); > + else > + vgic_v3_populate_lr(vcpu, irq, lr); > } > > static inline void vgic_clear_lr(struct kvm_vcpu *vcpu, int lr) > { > - vgic_v2_clear_lr(vcpu, lr); > + if (kvm_vgic_global_state.type == VGIC_V2) > + vgic_v2_clear_lr(vcpu, lr); > + else > + vgic_v3_clear_lr(vcpu, lr); > } > > static inline void vgic_set_underflow(struct kvm_vcpu *vcpu) > { > - vgic_v2_set_underflow(vcpu); > + if (kvm_vgic_global_state.type == VGIC_V2) > + vgic_v2_set_underflow(vcpu); > + else > + vgic_v3_set_underflow(vcpu); > } > > static int compute_ap_list_depth(struct kvm_vcpu *vcpu) > diff --git a/virt/kvm/arm/vgic/vgic.h b/virt/kvm/arm/vgic/vgic.h > index 0db490e..81b1a20 100644 > --- a/virt/kvm/arm/vgic/vgic.h > +++ b/virt/kvm/arm/vgic/vgic.h > @@ -28,4 +28,33 @@ void vgic_v2_populate_lr(struct kvm_vcpu *vcpu, struct vgic_irq *irq, int lr); > void vgic_v2_clear_lr(struct kvm_vcpu *vcpu, int lr); > void vgic_v2_set_underflow(struct kvm_vcpu *vcpu); > > +#ifdef CONFIG_KVM_ARM_VGIC_V3 > +void vgic_v3_process_maintenance(struct kvm_vcpu *vcpu); > +void vgic_v3_fold_lr_state(struct kvm_vcpu *vcpu); > +void vgic_v3_populate_lr(struct kvm_vcpu *vcpu, struct vgic_irq *irq, int lr); > +void vgic_v3_clear_lr(struct kvm_vcpu *vcpu, int lr); > +void vgic_v3_set_underflow(struct kvm_vcpu *vcpu); > +#else > +static inline void vgic_v3_process_maintenance(struct kvm_vcpu *vcpu) > +{ > +} > + > +static inline void vgic_v3_fold_lr_state(struct kvm_vcpu *vcpu) > +{ > +} > + > +static inline void vgic_v3_populate_lr(struct kvm_vcpu *vcpu, > + struct vgic_irq *irq, int lr) > +{ > +} > + > +static inline void vgic_v3_clear_lr(struct kvm_vcpu *vcpu, int lr) > +{ > +} > + > +static inline void vgic_v3_set_underflow(struct kvm_vcpu *vcpu) > +{ > +} > +#endif > + > #endif > -- > 2.7.3 > Otherwise: Reviewed-by: Christoffer Dall <christoffer.dall@linaro.org>
WARNING: multiple messages have this Message-ID (diff)
From: christoffer.dall@linaro.org (Christoffer Dall) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v3 19/55] KVM: arm/arm64: vgic-new: Add GICv3 world switch backend Date: Tue, 10 May 2016 16:04:54 +0200 [thread overview] Message-ID: <20160510140454.GG27623@cbox> (raw) In-Reply-To: <1462531568-9799-20-git-send-email-andre.przywara@arm.com> On Fri, May 06, 2016 at 11:45:32AM +0100, Andre Przywara wrote: > From: Marc Zyngier <marc.zyngier@arm.com> > > As the GICv3 virtual interface registers differ from their GICv2 > siblings, we need different handlers for processing maintenance > interrupts and reading/writing to the LRs. > Implement the respective handler functions and connect them to > existing code to be called if the host is using a GICv3. > > Signed-off-by: Marc Zyngier <marc.zyngier@arm.com> > Signed-off-by: Andre Przywara <andre.przywara@arm.com> > --- > Changelog RFC..v1: > - remove outdated comment about the dist_lock > - add WARN_ON about LR_STATE not being 0 in maintenance interrupts > > Changelog v1 .. v2: > - inject the IRQ priority into the list register > > Changelog v2 .. v3: > - remove no longer needed irqchip/arm-gic.h inclusion > > include/linux/irqchip/arm-gic-v3.h | 1 + > virt/kvm/arm/vgic/vgic-v3.c | 168 +++++++++++++++++++++++++++++++++++++ > virt/kvm/arm/vgic/vgic.c | 25 ++++-- > virt/kvm/arm/vgic/vgic.h | 29 +++++++ > 4 files changed, 218 insertions(+), 5 deletions(-) > create mode 100644 virt/kvm/arm/vgic/vgic-v3.c > > diff --git a/include/linux/irqchip/arm-gic-v3.h b/include/linux/irqchip/arm-gic-v3.h > index ec938d1..35e93cf 100644 > --- a/include/linux/irqchip/arm-gic-v3.h > +++ b/include/linux/irqchip/arm-gic-v3.h > @@ -275,6 +275,7 @@ > #define ICH_LR_ACTIVE_BIT (1ULL << 63) > #define ICH_LR_PHYS_ID_SHIFT 32 > #define ICH_LR_PHYS_ID_MASK (0x3ffULL << ICH_LR_PHYS_ID_SHIFT) > +#define ICH_LR_PRIORITY_SHIFT 48 > > /* These are for GICv2 emulation only */ > #define GICH_LR_VIRTUALID (0x3ffUL << 0) > diff --git a/virt/kvm/arm/vgic/vgic-v3.c b/virt/kvm/arm/vgic/vgic-v3.c > new file mode 100644 > index 0000000..43d1dd7 > --- /dev/null > +++ b/virt/kvm/arm/vgic/vgic-v3.c > @@ -0,0 +1,168 @@ > +/* > + * This program is free software; you can redistribute it and/or modify > + * it under the terms of the GNU General Public License version 2 as > + * published by the Free Software Foundation. > + * > + * This program is distributed in the hope that it will be useful, > + * but WITHOUT ANY WARRANTY; without even the implied warranty of > + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the > + * GNU General Public License for more details. > + * > + * You should have received a copy of the GNU General Public License > + * along with this program. If not, see <http://www.gnu.org/licenses/>. > + */ > + > +#include <linux/irqchip/arm-gic-v3.h> > +#include <linux/kvm.h> > +#include <linux/kvm_host.h> > + > +#include "vgic.h" > + > +void vgic_v3_process_maintenance(struct kvm_vcpu *vcpu) > +{ > + struct vgic_v3_cpu_if *cpuif = &vcpu->arch.vgic_cpu.vgic_v3; > + u32 model = vcpu->kvm->arch.vgic.vgic_model; > + > + if (cpuif->vgic_misr & ICH_MISR_EOI) { > + unsigned long eisr_bmap = cpuif->vgic_eisr; > + int lr; > + > + for_each_set_bit(lr, &eisr_bmap, kvm_vgic_global_state.nr_lr) { > + u32 intid; > + u64 val = cpuif->vgic_lr[lr]; > + > + if (model == KVM_DEV_TYPE_ARM_VGIC_V3) > + intid = val & ICH_LR_VIRTUAL_ID_MASK; > + else > + intid = val & GICH_LR_VIRTUALID; > + > + WARN_ON(cpuif->vgic_lr[lr] & ICH_LR_STATE); > + > + kvm_notify_acked_irq(vcpu->kvm, 0, > + intid - VGIC_NR_PRIVATE_IRQS); > + same question as on the last patch > + cpuif->vgic_elrsr |= 1ULL << lr; > + } > + > + /* > + * In the next iterations of the vcpu loop, if we sync > + * the vgic state after flushing it, but before > + * entering the guest (this happens for pending > + * signals and vmid rollovers), then make sure we > + * don't pick up any old maintenance interrupts here. > + */ > + cpuif->vgic_eisr = 0; > + } > + > + cpuif->vgic_hcr &= ~ICH_HCR_UIE; > +} > + > +void vgic_v3_set_underflow(struct kvm_vcpu *vcpu) > +{ > + struct vgic_v3_cpu_if *cpuif = &vcpu->arch.vgic_cpu.vgic_v3; > + > + cpuif->vgic_hcr |= ICH_HCR_UIE; > +} > + > +void vgic_v3_fold_lr_state(struct kvm_vcpu *vcpu) > +{ > + struct vgic_v3_cpu_if *cpuif = &vcpu->arch.vgic_cpu.vgic_v3; > + u32 model = vcpu->kvm->arch.vgic.vgic_model; > + int lr; > + > + /* Assumes ap_list_lock held */ > + > + for (lr = 0; lr < vcpu->arch.vgic_cpu.used_lrs; lr++) { > + u64 val = cpuif->vgic_lr[lr]; > + u32 intid; > + struct vgic_irq *irq; > + > + if (model == KVM_DEV_TYPE_ARM_VGIC_V3) > + intid = val & ICH_LR_VIRTUAL_ID_MASK; > + else > + intid = val & GICH_LR_VIRTUALID; > + irq = vgic_get_irq(vcpu->kvm, vcpu, intid); > + > + spin_lock(&irq->irq_lock); > + > + /* Always preserve the active bit */ > + irq->active = !!(val & ICH_LR_ACTIVE_BIT); > + > + /* Edge is the only case where we preserve the pending bit */ > + if (irq->config == VGIC_CONFIG_EDGE && > + (val & ICH_LR_PENDING_BIT)) { > + irq->pending = true; > + > + if (vgic_irq_is_sgi(intid) && > + model == KVM_DEV_TYPE_ARM_VGIC_V2) { > + u32 cpuid = val & GICH_LR_PHYSID_CPUID; > + > + cpuid >>= GICH_LR_PHYSID_CPUID_SHIFT; > + irq->source |= (1 << cpuid); > + } > + } > + > + /* Clear soft pending state when level irqs have been acked */ > + if (irq->config == VGIC_CONFIG_LEVEL && > + !(val & ICH_LR_PENDING_BIT)) { > + irq->soft_pending = false; > + irq->pending = irq->line_level; > + } > + > + spin_unlock(&irq->irq_lock); > + } > +} > + > +/* Requires the irq to be locked already */ > +void vgic_v3_populate_lr(struct kvm_vcpu *vcpu, struct vgic_irq *irq, int lr) > +{ > + u32 model = vcpu->kvm->arch.vgic.vgic_model; > + u64 val = irq->intid; > + > + if (irq->pending) { > + val |= ICH_LR_PENDING_BIT; > + > + if (irq->config == VGIC_CONFIG_EDGE) > + irq->pending = false; > + > + if (vgic_irq_is_sgi(irq->intid) && > + model == KVM_DEV_TYPE_ARM_VGIC_V2) { > + u32 src = ffs(irq->source); > + > + BUG_ON(!src); > + val |= (src - 1) << GICH_LR_PHYSID_CPUID_SHIFT; > + irq->source &= ~(1 << (src - 1)); > + if (irq->source) > + irq->pending = true; > + } > + } > + > + if (irq->active) > + val |= ICH_LR_ACTIVE_BIT; > + > + if (irq->hw) { > + val |= ICH_LR_HW; > + val |= ((u64)irq->hwintid) << ICH_LR_PHYS_ID_SHIFT; > + } else { > + if (irq->config == VGIC_CONFIG_LEVEL) > + val |= ICH_LR_EOI; > + } > + > + /* > + * Currently all guest IRQs are Group1, as Group0 would result > + * in a FIQ in the guest, which it wouldn't expect. I still don't like or understand this comment. This should simply say that we're making a gross assumption about all interrupts being group1 here. > + * Eventually we want to make this configurable, so we may > + * revisit this in the future. > + */ > + if (model == KVM_DEV_TYPE_ARM_VGIC_V3) > + val |= ICH_LR_GROUP; > + > + val |= (u64)irq->priority << ICH_LR_PRIORITY_SHIFT; > + > + vcpu->arch.vgic_cpu.vgic_v3.vgic_lr[lr] = val; > +} > + > +void vgic_v3_clear_lr(struct kvm_vcpu *vcpu, int lr) > +{ > + vcpu->arch.vgic_cpu.vgic_v3.vgic_lr[lr] = 0; > +} > diff --git a/virt/kvm/arm/vgic/vgic.c b/virt/kvm/arm/vgic/vgic.c > index 68d885c..64d5b45 100644 > --- a/virt/kvm/arm/vgic/vgic.c > +++ b/virt/kvm/arm/vgic/vgic.c > @@ -397,12 +397,18 @@ retry: > > static inline void vgic_process_maintenance_interrupt(struct kvm_vcpu *vcpu) > { > - vgic_v2_process_maintenance(vcpu); > + if (kvm_vgic_global_state.type == VGIC_V2) > + vgic_v2_process_maintenance(vcpu); > + else > + vgic_v3_process_maintenance(vcpu); > } > > static inline void vgic_fold_lr_state(struct kvm_vcpu *vcpu) > { > - vgic_v2_fold_lr_state(vcpu); > + if (kvm_vgic_global_state.type == VGIC_V2) > + vgic_v2_fold_lr_state(vcpu); > + else > + vgic_v3_fold_lr_state(vcpu); > } > > /* Requires the ap_list_lock and the irq_lock to be held. */ > @@ -412,17 +418,26 @@ static inline void vgic_populate_lr(struct kvm_vcpu *vcpu, > DEBUG_SPINLOCK_BUG_ON(!spin_is_locked(&vcpu->arch.vgic_cpu.ap_list_lock)); > DEBUG_SPINLOCK_BUG_ON(!spin_is_locked(&irq->irq_lock)); > > - vgic_v2_populate_lr(vcpu, irq, lr); > + if (kvm_vgic_global_state.type == VGIC_V2) > + vgic_v2_populate_lr(vcpu, irq, lr); > + else > + vgic_v3_populate_lr(vcpu, irq, lr); > } > > static inline void vgic_clear_lr(struct kvm_vcpu *vcpu, int lr) > { > - vgic_v2_clear_lr(vcpu, lr); > + if (kvm_vgic_global_state.type == VGIC_V2) > + vgic_v2_clear_lr(vcpu, lr); > + else > + vgic_v3_clear_lr(vcpu, lr); > } > > static inline void vgic_set_underflow(struct kvm_vcpu *vcpu) > { > - vgic_v2_set_underflow(vcpu); > + if (kvm_vgic_global_state.type == VGIC_V2) > + vgic_v2_set_underflow(vcpu); > + else > + vgic_v3_set_underflow(vcpu); > } > > static int compute_ap_list_depth(struct kvm_vcpu *vcpu) > diff --git a/virt/kvm/arm/vgic/vgic.h b/virt/kvm/arm/vgic/vgic.h > index 0db490e..81b1a20 100644 > --- a/virt/kvm/arm/vgic/vgic.h > +++ b/virt/kvm/arm/vgic/vgic.h > @@ -28,4 +28,33 @@ void vgic_v2_populate_lr(struct kvm_vcpu *vcpu, struct vgic_irq *irq, int lr); > void vgic_v2_clear_lr(struct kvm_vcpu *vcpu, int lr); > void vgic_v2_set_underflow(struct kvm_vcpu *vcpu); > > +#ifdef CONFIG_KVM_ARM_VGIC_V3 > +void vgic_v3_process_maintenance(struct kvm_vcpu *vcpu); > +void vgic_v3_fold_lr_state(struct kvm_vcpu *vcpu); > +void vgic_v3_populate_lr(struct kvm_vcpu *vcpu, struct vgic_irq *irq, int lr); > +void vgic_v3_clear_lr(struct kvm_vcpu *vcpu, int lr); > +void vgic_v3_set_underflow(struct kvm_vcpu *vcpu); > +#else > +static inline void vgic_v3_process_maintenance(struct kvm_vcpu *vcpu) > +{ > +} > + > +static inline void vgic_v3_fold_lr_state(struct kvm_vcpu *vcpu) > +{ > +} > + > +static inline void vgic_v3_populate_lr(struct kvm_vcpu *vcpu, > + struct vgic_irq *irq, int lr) > +{ > +} > + > +static inline void vgic_v3_clear_lr(struct kvm_vcpu *vcpu, int lr) > +{ > +} > + > +static inline void vgic_v3_set_underflow(struct kvm_vcpu *vcpu) > +{ > +} > +#endif > + > #endif > -- > 2.7.3 > Otherwise: Reviewed-by: Christoffer Dall <christoffer.dall@linaro.org>
next prev parent reply other threads:[~2016-05-10 14:04 UTC|newest] Thread overview: 400+ messages / expand[flat|nested] mbox.gz Atom feed top 2016-05-06 10:45 [PATCH v3 00/55] KVM: arm/arm64: Rework virtual GIC emulation Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-06 10:45 ` [PATCH v3 01/55] KVM: arm/arm64: vgic: streamline vgic_update_irq_pending() interface Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-06 10:45 ` [PATCH v3 02/55] KVM: arm/arm64: vgic: avoid map in kvm_vgic_inject_mapped_irq() Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-06 10:45 ` [PATCH v3 03/55] KVM: arm/arm64: vgic: avoid map in kvm_vgic_map_is_active() Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-06 10:45 ` [PATCH v3 04/55] KVM: arm/arm64: vgic: avoid map in kvm_vgic_unmap_phys_irq() Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-06 10:45 ` [PATCH v3 05/55] KVM: arm/arm64: Remove the IRQ field from struct irq_phys_map Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-06 10:45 ` [PATCH v3 06/55] KVM: arm/arm64: arch_timer: Remove irq_phys_map Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-10 8:33 ` Eric Auger 2016-05-10 8:33 ` Eric Auger 2016-05-06 10:45 ` [PATCH v3 07/55] KVM: arm/arm64: vgic: Remove irq_phys_map from interface Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-06 10:45 ` [PATCH v3 08/55] KVM: arm/arm64: Get rid of vgic_cpu->nr_lr Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-18 10:43 ` Andre Przywara 2016-05-18 10:43 ` Andre Przywara 2016-05-06 10:45 ` [PATCH v3 09/55] KVM: arm/arm64: Fix MMIO emulation data handling Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-10 8:57 ` Marc Zyngier 2016-05-10 8:57 ` Marc Zyngier 2016-05-18 11:02 ` Andre Przywara 2016-05-18 11:02 ` Andre Przywara 2016-05-06 10:45 ` [PATCH v3 10/55] KVM: arm/arm64: Export mmio_read/write_bus Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-10 8:59 ` Marc Zyngier 2016-05-10 8:59 ` Marc Zyngier 2016-05-18 14:18 ` Andre Przywara 2016-05-18 14:18 ` Andre Przywara 2016-05-06 10:45 ` [PATCH v3 11/55] KVM: arm/arm64: pmu: abstract access to number of SPIs Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-10 9:00 ` Marc Zyngier 2016-05-10 9:00 ` Marc Zyngier 2016-05-10 9:52 ` Eric Auger 2016-05-10 9:52 ` Eric Auger 2016-05-10 10:04 ` Marc Zyngier 2016-05-10 10:04 ` Marc Zyngier 2016-05-10 14:35 ` [PATCH v3a] " Andre Przywara 2016-05-10 14:35 ` Andre Przywara 2016-05-10 14:58 ` Andrew Jones 2016-05-10 14:58 ` Andrew Jones 2016-05-11 13:52 ` Andre Przywara 2016-05-11 13:52 ` Andre Przywara 2016-05-10 15:22 ` Marc Zyngier 2016-05-10 15:22 ` Marc Zyngier 2016-05-06 10:45 ` [PATCH v3 12/55] KVM: arm/arm64: move GICv2 emulation defines into arm-gic-v3.h Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-10 9:02 ` Marc Zyngier 2016-05-10 9:02 ` Marc Zyngier 2016-05-06 10:45 ` [PATCH v3 13/55] KVM: arm/arm64: vgic-new: Add data structure definitions Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-10 9:05 ` Marc Zyngier 2016-05-10 9:05 ` Marc Zyngier 2016-05-12 12:12 ` Christoffer Dall 2016-05-12 12:12 ` Christoffer Dall 2016-05-12 12:17 ` Marc Zyngier 2016-05-12 12:17 ` Marc Zyngier 2016-05-12 12:23 ` Christoffer Dall 2016-05-12 12:23 ` Christoffer Dall 2016-05-12 13:25 ` Andre Przywara 2016-05-12 13:25 ` Andre Przywara 2016-05-12 13:48 ` Christoffer Dall 2016-05-12 13:48 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 14/55] KVM: arm/arm64: vgic-new: Add acccessor to new struct vgic_irq instance Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-10 9:22 ` Marc Zyngier 2016-05-10 9:22 ` Marc Zyngier 2016-05-11 9:20 ` Andre Przywara 2016-05-11 9:20 ` Andre Przywara 2016-05-10 9:35 ` Eric Auger 2016-05-10 9:35 ` Eric Auger 2016-05-06 10:45 ` [PATCH v3 15/55] KVM: arm/arm64: vgic-new: Implement virtual IRQ injection Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-10 9:25 ` Eric Auger 2016-05-10 9:25 ` Eric Auger 2016-05-10 9:39 ` Marc Zyngier 2016-05-10 9:39 ` Marc Zyngier 2016-05-10 12:08 ` Christoffer Dall 2016-05-10 12:08 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 16/55] KVM: arm/arm64: vgic-new: Add IRQ sorting Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-10 9:29 ` Eric Auger 2016-05-10 9:29 ` Eric Auger 2016-05-10 9:48 ` Marc Zyngier 2016-05-10 9:48 ` Marc Zyngier 2016-05-06 10:45 ` [PATCH v3 17/55] KVM: arm/arm64: vgic-new: Add IRQ sync/flush framework Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-10 13:11 ` Christoffer Dall 2016-05-10 13:11 ` Christoffer Dall 2016-05-10 13:53 ` Eric Auger 2016-05-10 13:53 ` Eric Auger 2016-05-10 15:20 ` Eric Auger 2016-05-10 15:20 ` Eric Auger 2016-05-10 17:32 ` Marc Zyngier 2016-05-10 17:32 ` Marc Zyngier 2016-05-12 11:46 ` Christoffer Dall 2016-05-12 11:46 ` Christoffer Dall 2016-05-12 15:08 ` Andre Przywara 2016-05-12 15:08 ` Andre Przywara 2016-05-06 10:45 ` [PATCH v3 18/55] KVM: arm/arm64: vgic-new: Add GICv2 world switch backend Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-10 13:30 ` Christoffer Dall 2016-05-10 13:30 ` Christoffer Dall 2016-05-10 13:42 ` Marc Zyngier 2016-05-10 13:42 ` Marc Zyngier 2016-05-10 13:49 ` Eric Auger 2016-05-10 13:49 ` Eric Auger 2016-05-10 14:11 ` Christoffer Dall 2016-05-10 14:11 ` Christoffer Dall 2016-05-10 14:35 ` Marc Zyngier 2016-05-10 14:35 ` Marc Zyngier 2016-05-10 14:45 ` Marc Zyngier 2016-05-10 14:45 ` Marc Zyngier 2016-05-11 9:38 ` Christoffer Dall 2016-05-11 9:38 ` Christoffer Dall 2016-05-10 14:10 ` Eric Auger 2016-05-10 14:10 ` Eric Auger 2016-05-11 11:30 ` Andre Przywara 2016-05-11 11:30 ` Andre Przywara 2016-05-11 11:38 ` Eric Auger 2016-05-11 11:38 ` Eric Auger 2016-05-11 13:09 ` Andre Przywara 2016-05-11 13:09 ` Andre Przywara 2016-05-11 12:26 ` Christoffer Dall 2016-05-11 12:26 ` Christoffer Dall 2016-05-11 13:13 ` Andre Przywara 2016-05-11 13:13 ` Andre Przywara 2016-05-06 10:45 ` [PATCH v3 19/55] KVM: arm/arm64: vgic-new: Add GICv3 " Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-06 19:07 ` Tom Hanson 2016-05-06 19:07 ` Tom Hanson 2016-05-10 14:04 ` Christoffer Dall [this message] 2016-05-10 14:04 ` Christoffer Dall 2016-05-10 14:15 ` Peter Maydell 2016-05-10 14:15 ` Peter Maydell 2016-05-10 14:22 ` Marc Zyngier 2016-05-10 14:22 ` Marc Zyngier 2016-05-11 9:39 ` Christoffer Dall 2016-05-11 9:39 ` Christoffer Dall 2016-05-10 15:28 ` Eric Auger 2016-05-10 15:28 ` Eric Auger 2016-05-10 17:35 ` Marc Zyngier 2016-05-10 17:35 ` Marc Zyngier 2016-05-06 10:45 ` [PATCH v3 20/55] KVM: arm/arm64: vgic-new: Implement kvm_vgic_vcpu_pending_irq Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-10 10:22 ` Marc Zyngier 2016-05-10 10:22 ` Marc Zyngier 2016-05-10 14:18 ` Christoffer Dall 2016-05-10 14:18 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 21/55] KVM: arm/arm64: vgic-new: Add MMIO handling framework Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-11 9:46 ` Christoffer Dall 2016-05-11 9:46 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 22/55] KVM: arm/arm64: vgic-new: Add GICv2 " Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-11 9:50 ` Christoffer Dall 2016-05-11 9:50 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 23/55] KVM: arm/arm64: vgic-new: Add CTLR, TYPER and IIDR handlers Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-11 12:05 ` Christoffer Dall 2016-05-11 12:05 ` Christoffer Dall 2016-05-11 12:47 ` Andre Przywara 2016-05-11 12:47 ` Andre Przywara 2016-05-11 12:51 ` Marc Zyngier 2016-05-11 12:51 ` Marc Zyngier 2016-05-11 13:15 ` Christoffer Dall 2016-05-11 13:15 ` Christoffer Dall 2016-05-11 13:27 ` Marc Zyngier 2016-05-11 13:27 ` Marc Zyngier 2016-05-11 13:36 ` Andre Przywara 2016-05-11 13:36 ` Andre Przywara 2016-05-11 14:40 ` Marc Zyngier 2016-05-11 14:40 ` Marc Zyngier 2016-05-11 13:38 ` Christoffer Dall 2016-05-11 13:38 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 24/55] KVM: arm/arm64: vgic-new: Add ENABLE registers handlers Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-10 10:28 ` Marc Zyngier 2016-05-10 10:28 ` Marc Zyngier 2016-05-11 12:34 ` Christoffer Dall 2016-05-11 12:34 ` Christoffer Dall 2016-05-11 13:04 ` Andre Przywara 2016-05-11 13:04 ` Andre Przywara 2016-05-11 13:14 ` Christoffer Dall 2016-05-11 13:14 ` Christoffer Dall 2016-05-11 13:24 ` Andre Przywara 2016-05-11 13:24 ` Andre Przywara 2016-05-11 13:41 ` Christoffer Dall 2016-05-11 13:41 ` Christoffer Dall 2016-05-11 13:16 ` Christoffer Dall 2016-05-11 13:16 ` Christoffer Dall 2016-05-11 13:13 ` Marc Zyngier 2016-05-11 13:13 ` Marc Zyngier 2016-05-11 13:39 ` Andre Przywara 2016-05-11 13:39 ` Andre Przywara 2016-05-11 14:26 ` Marc Zyngier 2016-05-11 14:26 ` Marc Zyngier 2016-05-11 13:47 ` Christoffer Dall 2016-05-11 13:47 ` Christoffer Dall 2016-05-11 14:18 ` Andre Przywara 2016-05-11 14:18 ` Andre Przywara 2016-05-11 14:28 ` Andre Przywara 2016-05-11 14:28 ` Andre Przywara 2016-05-06 10:45 ` [PATCH v3 25/55] KVM: arm/arm64: vgic-new: Add PENDING " Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-10 10:49 ` Marc Zyngier 2016-05-10 10:49 ` Marc Zyngier 2016-05-11 13:11 ` Christoffer Dall 2016-05-11 13:11 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 26/55] KVM: arm/arm64: vgic-new: Add ACTIVE " Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-10 12:09 ` Christoffer Dall 2016-05-10 12:09 ` Christoffer Dall 2016-05-10 12:14 ` Marc Zyngier 2016-05-10 12:14 ` Marc Zyngier 2016-05-10 13:04 ` Andre Przywara 2016-05-10 13:04 ` Andre Przywara 2016-05-10 13:12 ` Christoffer Dall 2016-05-10 13:12 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 27/55] KVM: arm/arm64: vgic-new: Add PRIORITY " Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-11 13:37 ` Christoffer Dall 2016-05-11 13:37 ` Christoffer Dall 2016-05-12 9:10 ` Marc Zyngier 2016-05-12 9:10 ` Marc Zyngier 2016-05-12 9:56 ` Peter Maydell 2016-05-12 9:56 ` Peter Maydell 2016-05-12 10:09 ` Marc Zyngier 2016-05-12 10:09 ` Marc Zyngier 2016-05-06 10:45 ` [PATCH v3 28/55] KVM: arm/arm64: vgic-new: Add CONFIG " Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-12 8:32 ` Christoffer Dall 2016-05-12 8:32 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 29/55] KVM: arm/arm64: vgic-new: Add TARGET " Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-12 8:35 ` Christoffer Dall 2016-05-12 8:35 ` Christoffer Dall 2016-05-12 8:39 ` Marc Zyngier 2016-05-12 8:39 ` Marc Zyngier 2016-05-12 8:54 ` Christoffer Dall 2016-05-12 8:54 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 30/55] KVM: arm/arm64: vgic-new: Add SGIR register handler Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-12 8:40 ` Christoffer Dall 2016-05-12 8:40 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 31/55] KVM: arm/arm64: vgic-new: Add SGIPENDR register handlers Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-12 9:09 ` Christoffer Dall 2016-05-12 9:09 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 32/55] KVM: arm/arm64: vgic-new: Add GICv3 MMIO handling framework Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-09 17:18 ` Marc Zyngier 2016-05-09 17:18 ` Marc Zyngier 2016-05-09 17:51 ` Chalamarla, Tirumalesh 2016-05-09 17:51 ` Chalamarla, Tirumalesh 2016-05-10 10:58 ` [PATCH] KVM: arm/arm64: vgic-new: fix overlap check for device addresses Andre Przywara 2016-05-10 10:58 ` Andre Przywara 2016-05-10 13:16 ` Marc Zyngier 2016-05-10 13:16 ` Marc Zyngier 2016-05-10 17:18 ` [PATCH v2] " Andre Przywara 2016-05-10 17:18 ` Andre Przywara 2016-05-12 19:43 ` Christoffer Dall 2016-05-12 19:43 ` Christoffer Dall 2016-05-12 10:26 ` [PATCH v3 32/55] KVM: arm/arm64: vgic-new: Add GICv3 MMIO handling framework Christoffer Dall 2016-05-12 10:26 ` Christoffer Dall 2016-05-12 10:52 ` Andre Przywara 2016-05-12 10:52 ` Andre Przywara 2016-05-12 10:58 ` Marc Zyngier 2016-05-12 10:58 ` Marc Zyngier 2016-05-06 10:45 ` [PATCH v3 33/55] KVM: arm/arm64: vgic-new: Add GICv3 CTLR, IIDR, TYPER handlers Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-12 11:47 ` Christoffer Dall 2016-05-12 11:47 ` Christoffer Dall 2016-05-12 12:33 ` Andre Przywara 2016-05-12 12:33 ` Andre Przywara 2016-05-06 10:45 ` [PATCH v3 34/55] KVM: arm/arm64: vgic-new: Add GICv3 redistributor IIDR and TYPER handler Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-12 11:59 ` Christoffer Dall 2016-05-12 11:59 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 35/55] KVM: arm/arm64: vgic-new: Add GICv3 IDREGS register handler Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-12 12:12 ` Christoffer Dall 2016-05-12 12:12 ` Christoffer Dall 2016-05-12 12:37 ` Andre Przywara 2016-05-12 12:37 ` Andre Przywara 2016-05-06 10:45 ` [PATCH v3 36/55] KVM: arm/arm64: vgic-new: Add GICv3 IROUTER register handlers Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-12 12:21 ` Christoffer Dall 2016-05-12 12:21 ` Christoffer Dall 2016-05-12 12:37 ` Marc Zyngier 2016-05-12 12:37 ` Marc Zyngier 2016-05-12 13:41 ` Christoffer Dall 2016-05-12 13:41 ` Christoffer Dall 2016-05-12 14:00 ` Andre Przywara 2016-05-12 14:00 ` Andre Przywara 2016-05-12 14:20 ` Marc Zyngier 2016-05-12 14:20 ` Marc Zyngier 2016-05-06 10:45 ` [PATCH v3 37/55] KVM: arm/arm64: vgic-new: Add GICv3 SGI system register trap handler Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-12 12:40 ` Christoffer Dall 2016-05-12 12:40 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 38/55] KVM: arm/arm64: vgic-new: vgic_kvm_device: KVM device ops registration Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-13 10:11 ` Christoffer Dall 2016-05-13 10:11 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 39/55] KVM: arm/arm64: vgic-new: vgic_kvm_device: KVM_DEV_ARM_VGIC_GRP_NR_IRQS Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-13 10:11 ` Christoffer Dall 2016-05-13 10:11 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 40/55] KVM: arm/arm64: vgic-new: vgic_kvm_device: KVM_DEV_ARM_VGIC_GRP_CTRL Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-13 10:11 ` Christoffer Dall 2016-05-13 10:11 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 41/55] KVM: arm/arm64: vgic-new: vgic_kvm_device: implement kvm_vgic_addr Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-13 10:12 ` Christoffer Dall 2016-05-13 10:12 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 42/55] KVM: arm/arm64: vgic-new: vgic_kvm_device: KVM_DEV_ARM_VGIC_GRP_ADDR Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-13 10:12 ` Christoffer Dall 2016-05-13 10:12 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 43/55] KVM: arm/arm64: vgic-new: vgic_kvm_device: access to VGIC registers Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-12 18:30 ` Christoffer Dall 2016-05-12 18:30 ` Christoffer Dall 2016-05-13 12:24 ` Andre Przywara 2016-05-13 12:24 ` Andre Przywara 2016-05-13 12:29 ` Christoffer Dall 2016-05-13 12:29 ` Christoffer Dall 2016-05-13 12:30 ` Marc Zyngier 2016-05-13 12:30 ` Marc Zyngier 2016-05-06 10:45 ` [PATCH v3 44/55] KVM: arm/arm64: vgic-new: Export register access interface Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-06 10:45 ` [PATCH v3 45/55] KVM: arm/arm64: vgic-new: Add userland access to VGIC dist registers Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-12 18:41 ` Christoffer Dall 2016-05-12 18:41 ` Christoffer Dall 2016-05-12 19:10 ` Andre Przywara 2016-05-12 19:10 ` Andre Przywara 2016-05-13 7:51 ` Christoffer Dall 2016-05-13 7:51 ` Christoffer Dall 2016-05-06 10:45 ` [PATCH v3 46/55] KVM: arm/arm64: vgic-new: Add GICH_VMCR accessors Andre Przywara 2016-05-06 10:45 ` Andre Przywara 2016-05-12 18:43 ` Christoffer Dall 2016-05-12 18:43 ` Christoffer Dall 2016-05-06 10:46 ` [PATCH v3 47/55] KVM: arm/arm64: vgic-new: Add userland GIC CPU interface access Andre Przywara 2016-05-06 10:46 ` Andre Przywara 2016-05-09 17:27 ` Marc Zyngier 2016-05-09 17:27 ` Marc Zyngier 2016-05-11 8:24 ` Andre Przywara 2016-05-11 8:24 ` Andre Przywara 2016-05-12 18:47 ` Christoffer Dall 2016-05-12 18:47 ` Christoffer Dall 2016-05-12 18:52 ` Andre Przywara 2016-05-12 18:52 ` Andre Przywara 2016-05-13 7:53 ` Christoffer Dall 2016-05-13 7:53 ` Christoffer Dall 2016-05-13 10:44 ` Andre Przywara 2016-05-13 10:44 ` Andre Przywara 2016-05-13 11:54 ` Christoffer Dall 2016-05-13 11:54 ` Christoffer Dall 2016-05-13 12:23 ` Andre Przywara 2016-05-13 12:23 ` Andre Przywara 2016-05-13 12:32 ` Christoffer Dall 2016-05-13 12:32 ` Christoffer Dall 2016-05-06 10:46 ` [PATCH v3 48/55] KVM: arm/arm64: vgic-new: vgic_init: implement kvm_vgic_hyp_init Andre Przywara 2016-05-06 10:46 ` Andre Przywara 2016-05-12 19:00 ` Christoffer Dall 2016-05-12 19:00 ` Christoffer Dall 2016-05-06 10:46 ` [PATCH v3 49/55] KVM: arm/arm64: vgic-new: vgic_init: implement vgic_create Andre Przywara 2016-05-06 10:46 ` Andre Przywara 2016-05-12 19:08 ` Christoffer Dall 2016-05-12 19:08 ` Christoffer Dall 2016-05-06 10:46 ` [PATCH v3 50/55] KVM: arm/arm64: vgic-new: vgic_init: implement vgic_init Andre Przywara 2016-05-06 10:46 ` Andre Przywara 2016-05-12 19:25 ` Christoffer Dall 2016-05-12 19:25 ` Christoffer Dall 2016-05-06 10:46 ` [PATCH v3 51/55] KVM: arm/arm64: vgic-new: vgic_init: implement map_resources Andre Przywara 2016-05-06 10:46 ` Andre Przywara 2016-05-12 19:28 ` Christoffer Dall 2016-05-12 19:28 ` Christoffer Dall 2016-05-06 10:46 ` [PATCH v3 52/55] KVM: arm/arm64: vgic-new: Add vgic_v2/v3_enable Andre Przywara 2016-05-06 10:46 ` Andre Przywara 2016-05-12 19:30 ` Christoffer Dall 2016-05-12 19:30 ` Christoffer Dall 2016-05-06 10:46 ` [PATCH v3 53/55] KVM: arm/arm64: vgic-new: Wire up irqfd injection Andre Przywara 2016-05-06 10:46 ` Andre Przywara 2016-05-12 19:33 ` Christoffer Dall 2016-05-12 19:33 ` Christoffer Dall 2016-05-06 10:46 ` [PATCH v3 54/55] KVM: arm/arm64: vgic-new: implement mapped IRQ handling Andre Przywara 2016-05-06 10:46 ` Andre Przywara 2016-05-12 19:36 ` Christoffer Dall 2016-05-12 19:36 ` Christoffer Dall 2016-05-06 10:46 ` [PATCH v3 55/55] KVM: arm/arm64: vgic-new: enable build Andre Przywara 2016-05-06 10:46 ` Andre Przywara
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20160510140454.GG27623@cbox \ --to=christoffer.dall@linaro.org \ --cc=andre.przywara@arm.com \ --cc=eric.auger@linaro.org \ --cc=kvm@vger.kernel.org \ --cc=kvmarm@lists.cs.columbia.edu \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=marc.zyngier@arm.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.