All of lore.kernel.org
 help / color / mirror / Atom feed
From: Julien Thierry <julien.thierry@arm.com>
To: Marc Zyngier <marc.zyngier@arm.com>
Cc: linux-arm-kernel@lists.infradead.org,
	linux-kernel@vger.kernel.org, daniel.thompson@linaro.org,
	joel@joelfernandes.org, christoffer.dall@arm.com,
	james.morse@arm.com, catalin.marinas@arm.com,
	will.deacon@arm.com, mark.rutland@arm.com
Subject: Re: [PATCH v9 26/26] arm64: Enable the support of pseudo-NMIs
Date: Wed, 30 Jan 2019 13:46:57 +0000	[thread overview]
Message-ID: <38589cbc-dbaf-b903-6c56-65e796063680@arm.com> (raw)
In-Reply-To: <86o981ueyj.wl-marc.zyngier@arm.com>



On 28/01/2019 12:47, Marc Zyngier wrote:
> On Mon, 21 Jan 2019 15:33:45 +0000,
> Julien Thierry <julien.thierry@arm.com> wrote:
>>
>> Add a build option and a command line parameter to build and enable the
>> support of pseudo-NMIs.
>>
>> Signed-off-by: Julien Thierry <julien.thierry@arm.com>
>> Suggested-by: Daniel Thompson <daniel.thompson@linaro.org>
>> Cc: Catalin Marinas <catalin.marinas@arm.com>
>> Cc: Will Deacon <will.deacon@arm.com>
>> ---
>>  Documentation/admin-guide/kernel-parameters.txt |  6 ++++++
>>  arch/arm64/Kconfig                              | 14 ++++++++++++++
>>  arch/arm64/kernel/cpufeature.c                  | 11 ++++++++++-
>>  3 files changed, 30 insertions(+), 1 deletion(-)
>>
>> diff --git a/Documentation/admin-guide/kernel-parameters.txt b/Documentation/admin-guide/kernel-parameters.txt
>> index b799bcf..173e2cc 100644
>> --- a/Documentation/admin-guide/kernel-parameters.txt
>> +++ b/Documentation/admin-guide/kernel-parameters.txt
>> @@ -1197,6 +1197,12 @@
>>  			to discrete, to make X server driver able to add WB
>>  			entry later. This parameter enables that.
>>  
>> +	enable_pseudo_nmi [ARM64]
>> +			Enables support for pseudo-NMIs in the kernel. This
>> +			requires both the kernel to be built with
>> +			CONFIG_ARM64_PSEUDO_NMI and to be running on a
>> +			platform with GICv3.
>> +
>>  	enable_timer_pin_1 [X86]
>>  			Enable PIN 1 of APIC timer
>>  			Can be useful to work around chipset bugs
>> diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig
>> index a4168d3..8d84bfd 100644
>> --- a/arch/arm64/Kconfig
>> +++ b/arch/arm64/Kconfig
>> @@ -1328,6 +1328,20 @@ config ARM64_MODULE_PLTS
>>  	bool
>>  	select HAVE_MOD_ARCH_SPECIFIC
>>  
>> +config ARM64_PSEUDO_NMI
>> +	bool "Support for NMI-like interrupts"
>> +	select CONFIG_ARM_GIC_V3
>> +	help
>> +	  Adds support for mimicking Non-Maskable Interrupts through the use of
>> +	  GIC interrupt priority. This support requires version 3 or later of
>> +	  Arm GIC.
>> +
>> +	  This high priority configuration for interrupts need to be
> 
> s/need/needs/
> 
>> +	  explicitly enabled through the new kernel parameter
> 
> It won't be new forever... ;-)
> 

Good point!

>> +	  "enable_pseudo_nmi".
> 
> I'm not overly keen on this name. We already have "irqchip.gicv3_nolpi",
> so why not adopt something similar. "irqchip.gicv3_pseudo_nmi", taking a
> boolean value?
> 

Sure, I'm fine with that.

>> +
>> +	  If unsure, say N
>> +
>>  config RELOCATABLE
>>  	bool
>>  	help
>> diff --git a/arch/arm64/kernel/cpufeature.c b/arch/arm64/kernel/cpufeature.c
>> index b530fb24..e66d778 100644
>> --- a/arch/arm64/kernel/cpufeature.c
>> +++ b/arch/arm64/kernel/cpufeature.c
>> @@ -1207,10 +1207,19 @@ static void cpu_enable_address_auth(struct arm64_cpu_capabilities const *cap)
>>  #endif /* CONFIG_ARM64_PTR_AUTH */
>>  
>>  #ifdef CONFIG_ARM64_PSEUDO_NMI
>> +static bool enable_pseudo_nmi;
>> +
>> +static int __init early_enable_pseudo_nmi(char *p)
>> +{
>> +	enable_pseudo_nmi = true;
> 
> And if you're happy with the above, this becomes:
> 
> 	return strtobool(p, &enable_pseudo_nmi);
> 

Thanks,

-- 
Julien Thierry

WARNING: multiple messages have this Message-ID (diff)
From: Julien Thierry <julien.thierry@arm.com>
To: Marc Zyngier <marc.zyngier@arm.com>
Cc: mark.rutland@arm.com, daniel.thompson@linaro.org,
	catalin.marinas@arm.com, will.deacon@arm.com,
	linux-kernel@vger.kernel.org, christoffer.dall@arm.com,
	james.morse@arm.com, joel@joelfernandes.org,
	linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v9 26/26] arm64: Enable the support of pseudo-NMIs
Date: Wed, 30 Jan 2019 13:46:57 +0000	[thread overview]
Message-ID: <38589cbc-dbaf-b903-6c56-65e796063680@arm.com> (raw)
In-Reply-To: <86o981ueyj.wl-marc.zyngier@arm.com>



On 28/01/2019 12:47, Marc Zyngier wrote:
> On Mon, 21 Jan 2019 15:33:45 +0000,
> Julien Thierry <julien.thierry@arm.com> wrote:
>>
>> Add a build option and a command line parameter to build and enable the
>> support of pseudo-NMIs.
>>
>> Signed-off-by: Julien Thierry <julien.thierry@arm.com>
>> Suggested-by: Daniel Thompson <daniel.thompson@linaro.org>
>> Cc: Catalin Marinas <catalin.marinas@arm.com>
>> Cc: Will Deacon <will.deacon@arm.com>
>> ---
>>  Documentation/admin-guide/kernel-parameters.txt |  6 ++++++
>>  arch/arm64/Kconfig                              | 14 ++++++++++++++
>>  arch/arm64/kernel/cpufeature.c                  | 11 ++++++++++-
>>  3 files changed, 30 insertions(+), 1 deletion(-)
>>
>> diff --git a/Documentation/admin-guide/kernel-parameters.txt b/Documentation/admin-guide/kernel-parameters.txt
>> index b799bcf..173e2cc 100644
>> --- a/Documentation/admin-guide/kernel-parameters.txt
>> +++ b/Documentation/admin-guide/kernel-parameters.txt
>> @@ -1197,6 +1197,12 @@
>>  			to discrete, to make X server driver able to add WB
>>  			entry later. This parameter enables that.
>>  
>> +	enable_pseudo_nmi [ARM64]
>> +			Enables support for pseudo-NMIs in the kernel. This
>> +			requires both the kernel to be built with
>> +			CONFIG_ARM64_PSEUDO_NMI and to be running on a
>> +			platform with GICv3.
>> +
>>  	enable_timer_pin_1 [X86]
>>  			Enable PIN 1 of APIC timer
>>  			Can be useful to work around chipset bugs
>> diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig
>> index a4168d3..8d84bfd 100644
>> --- a/arch/arm64/Kconfig
>> +++ b/arch/arm64/Kconfig
>> @@ -1328,6 +1328,20 @@ config ARM64_MODULE_PLTS
>>  	bool
>>  	select HAVE_MOD_ARCH_SPECIFIC
>>  
>> +config ARM64_PSEUDO_NMI
>> +	bool "Support for NMI-like interrupts"
>> +	select CONFIG_ARM_GIC_V3
>> +	help
>> +	  Adds support for mimicking Non-Maskable Interrupts through the use of
>> +	  GIC interrupt priority. This support requires version 3 or later of
>> +	  Arm GIC.
>> +
>> +	  This high priority configuration for interrupts need to be
> 
> s/need/needs/
> 
>> +	  explicitly enabled through the new kernel parameter
> 
> It won't be new forever... ;-)
> 

Good point!

>> +	  "enable_pseudo_nmi".
> 
> I'm not overly keen on this name. We already have "irqchip.gicv3_nolpi",
> so why not adopt something similar. "irqchip.gicv3_pseudo_nmi", taking a
> boolean value?
> 

Sure, I'm fine with that.

>> +
>> +	  If unsure, say N
>> +
>>  config RELOCATABLE
>>  	bool
>>  	help
>> diff --git a/arch/arm64/kernel/cpufeature.c b/arch/arm64/kernel/cpufeature.c
>> index b530fb24..e66d778 100644
>> --- a/arch/arm64/kernel/cpufeature.c
>> +++ b/arch/arm64/kernel/cpufeature.c
>> @@ -1207,10 +1207,19 @@ static void cpu_enable_address_auth(struct arm64_cpu_capabilities const *cap)
>>  #endif /* CONFIG_ARM64_PTR_AUTH */
>>  
>>  #ifdef CONFIG_ARM64_PSEUDO_NMI
>> +static bool enable_pseudo_nmi;
>> +
>> +static int __init early_enable_pseudo_nmi(char *p)
>> +{
>> +	enable_pseudo_nmi = true;
> 
> And if you're happy with the above, this becomes:
> 
> 	return strtobool(p, &enable_pseudo_nmi);
> 

Thanks,

-- 
Julien Thierry

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  reply	other threads:[~2019-01-30 13:47 UTC|newest]

Thread overview: 166+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-01-21 15:33 [PATCH v9 00/26] arm64: provide pseudo NMI with GICv3 Julien Thierry
2019-01-21 15:33 ` Julien Thierry
2019-01-21 15:33 ` [PATCH v9 01/26] arm64: Fix HCR.TGE status for NMI contexts Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-23 22:57   ` Sasha Levin
2019-01-23 22:57     ` Sasha Levin
2019-01-28 11:48   ` James Morse
2019-01-28 11:48     ` James Morse
2019-01-28 15:42     ` Julien Thierry
2019-01-28 15:42       ` Julien Thierry
2019-01-31  8:19       ` Christoffer Dall
2019-01-31  8:19         ` Christoffer Dall
2019-01-31  8:56         ` Julien Thierry
2019-01-31  8:56           ` Julien Thierry
2019-01-31  9:27           ` Christoffer Dall
2019-01-31  9:27             ` Christoffer Dall
2019-01-31  9:40             ` Julien Thierry
2019-01-31  9:40               ` Julien Thierry
2019-01-31  9:48               ` Christoffer Dall
2019-01-31  9:48                 ` Christoffer Dall
2019-01-31  9:53               ` Marc Zyngier
2019-01-31  9:53                 ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 02/26] arm64: Remove unused daif related functions/macros Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28  9:21   ` Marc Zyngier
2019-01-28  9:21     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 03/26] arm64: cpufeature: Set SYSREG_GIC_CPUIF as a boot system feature Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28  9:22   ` Marc Zyngier
2019-01-28  9:22     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 04/26] arm64: cpufeature: Add cpufeature for IRQ priority masking Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28  9:24   ` Marc Zyngier
2019-01-28  9:24     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 05/26] arm/arm64: gic-v3: Add PMR and RPR accessors Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28  9:25   ` Marc Zyngier
2019-01-28  9:25     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 06/26] irqchip/gic-v3: Switch to PMR masking before calling IRQ handler Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28  9:30   ` Marc Zyngier
2019-01-28  9:30     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 07/26] arm64: ptrace: Provide definitions for PMR values Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28  9:37   ` Marc Zyngier
2019-01-28  9:37     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 08/26] arm64: Make PMR part of task context Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28  9:42   ` Marc Zyngier
2019-01-28  9:42     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 09/26] arm64: Unmask PMR before going idle Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-22 15:23   ` Catalin Marinas
2019-01-22 15:23     ` Catalin Marinas
2019-01-22 20:18   ` Ard Biesheuvel
2019-01-22 20:18     ` Ard Biesheuvel
2019-01-23  8:56     ` Julien Thierry
2019-01-23  8:56       ` Julien Thierry
2019-01-23  9:38       ` Ard Biesheuvel
2019-01-23  9:38         ` Ard Biesheuvel
2019-01-28  9:44   ` Marc Zyngier
2019-01-28  9:44     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 10/26] arm64: kvm: Unmask PMR before entering guest Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28  9:58   ` Marc Zyngier
2019-01-28  9:58     ` Marc Zyngier
2019-01-28  9:58     ` Marc Zyngier
2019-01-30 12:07   ` Christoffer Dall
2019-01-30 12:07     ` Christoffer Dall
2019-01-30 14:58     ` Julien Thierry
2019-01-30 14:58       ` Julien Thierry
2019-01-21 15:33 ` [PATCH v9 11/26] efi: Let architectures decide the flags that should be saved/restored Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-21 15:42   ` Ard Biesheuvel
2019-01-21 15:42     ` Ard Biesheuvel
2019-01-23  9:04     ` Julien Thierry
2019-01-23  9:04       ` Julien Thierry
2019-01-28 10:00   ` Marc Zyngier
2019-01-28 10:00     ` Marc Zyngier
2019-01-28 10:00     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 12/26] arm64: irqflags: Use ICC_PMR_EL1 for interrupt masking Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-21 15:45   ` Ard Biesheuvel
2019-01-21 15:45     ` Ard Biesheuvel
2019-01-21 18:05     ` Julien Thierry
2019-01-21 18:05       ` Julien Thierry
2019-01-22 15:21   ` Catalin Marinas
2019-01-22 15:21     ` Catalin Marinas
2019-01-23 10:44     ` Julien Thierry
2019-01-23 10:44       ` Julien Thierry
2019-01-30 11:52       ` Julien Thierry
2019-01-30 11:52         ` Julien Thierry
2019-01-21 15:33 ` [PATCH v9 13/26] arm64: daifflags: Include PMR in daifflags restore operations Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28 10:37   ` Marc Zyngier
2019-01-28 10:37     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 14/26] arm64: alternative: Allow alternative status checking per cpufeature Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28 11:00   ` Marc Zyngier
2019-01-28 11:00     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 15/26] arm64: alternative: Apply alternatives early in boot process Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28 11:17   ` Marc Zyngier
2019-01-28 11:17     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 16/26] irqchip/gic-v3: Factor group0 detection into functions Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28 11:19   ` Marc Zyngier
2019-01-28 11:19     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 17/26] arm64: Switch to PMR masking when starting CPUs Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28 11:21   ` Marc Zyngier
2019-01-28 11:21     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 18/26] arm64: gic-v3: Implement arch support for priority masking Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28 11:23   ` Marc Zyngier
2019-01-28 11:23     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 19/26] irqchip/gic-v3: Detect if GIC can support pseudo-NMIs Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28 11:39   ` Marc Zyngier
2019-01-28 11:39     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 20/26] irqchip/gic-v3: Handle pseudo-NMIs Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28 11:59   ` Marc Zyngier
2019-01-28 11:59     ` Marc Zyngier
2019-01-29 11:33     ` Julien Thierry
2019-01-29 11:33       ` Julien Thierry
2019-01-29 12:31       ` Marc Zyngier
2019-01-29 12:31         ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 21/26] irqchip/gic: Add functions to access irq priorities Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28 12:04   ` Marc Zyngier
2019-01-28 12:04     ` Marc Zyngier
2019-01-29 11:36     ` Julien Thierry
2019-01-29 11:36       ` Julien Thierry
2019-01-21 15:33 ` [PATCH v9 22/26] irqchip/gic-v3: Allow interrupts to be set as pseudo-NMI Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-26 10:19   ` liwei (GF)
2019-01-26 10:19     ` liwei (GF)
2019-01-26 10:41     ` Marc Zyngier
2019-01-26 10:41       ` Marc Zyngier
2019-01-28  8:57     ` Julien Thierry
2019-01-28  8:57       ` Julien Thierry
2019-01-28 13:59       ` liwei (GF)
2019-01-28 13:59         ` liwei (GF)
2019-01-28 14:49         ` Julien Thierry
2019-01-28 14:49           ` Julien Thierry
2019-01-28 12:08   ` Marc Zyngier
2019-01-28 12:08     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 23/26] arm64: Handle serror in NMI context Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28 12:26   ` Marc Zyngier
2019-01-28 12:26     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 24/26] arm64: Skip preemption when exiting an NMI Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28 12:34   ` Marc Zyngier
2019-01-28 12:34     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 25/26] arm64: Skip irqflags tracing for NMI in IRQs disabled context Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28 12:40   ` Marc Zyngier
2019-01-28 12:40     ` Marc Zyngier
2019-01-21 15:33 ` [PATCH v9 26/26] arm64: Enable the support of pseudo-NMIs Julien Thierry
2019-01-21 15:33   ` Julien Thierry
2019-01-28 12:47   ` Marc Zyngier
2019-01-28 12:47     ` Marc Zyngier
2019-01-30 13:46     ` Julien Thierry [this message]
2019-01-30 13:46       ` Julien Thierry

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=38589cbc-dbaf-b903-6c56-65e796063680@arm.com \
    --to=julien.thierry@arm.com \
    --cc=catalin.marinas@arm.com \
    --cc=christoffer.dall@arm.com \
    --cc=daniel.thompson@linaro.org \
    --cc=james.morse@arm.com \
    --cc=joel@joelfernandes.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=marc.zyngier@arm.com \
    --cc=mark.rutland@arm.com \
    --cc=will.deacon@arm.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.